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Abstract
In modern power systems, the quality of electric power should be maintained within
statutory limits and tolerances to enable normal and uninterrupted operation of
the load equipment in their electrical environment. However, the severity of power
quality problems, as well as the frequency of their occurrence, has been in contin-
uous increase because of growing energy consumption, proliferation of non-linear
loads, and the sensitivity of modern loads to electromagnetic disturbances in the
networks. Therefore, more efficient and faster-acting power quality conditioners
are needed. Currently the broadest operating range and the fastest dynamics are
provided by solid-state power quality conditioners based on pulse-width modulated
power converters. Considering high power and medium to high voltage applica-
tions, the multilevel converter topologies have gained special interest because they
can generate low-harmonic voltage and current waveforms by using lower switching
frequencies and with no need for complex transformer circuits.
This thesis studies the digital control of a STATCOM (static synchronous compen-
sator) based on the three-wire three-level neutral-point-clamped rectifier. The focus
is on the control system functions that primarily determine the dynamic behaviour
and the performance of the compensator. The main addressed research issues are
the pulse-width modulation strategy and the grid current control, using a suitable
combination of fundamental theory, computer-aided modelling and simulations, and
laboratory experiments.
A discontinuous space-vector modulation algorithm is implemented for a three-level
STATCOM. Space-vector theory is used to analyse the effect of switching sequence
arrangement on the switching ripple current. It is revealed that the sequences should
be arranged according to a specific method to maintain sinusoidal grid currents when
an LCL grid interface filter is used. Furthermore, the output voltage distortion
caused by the blanking times and the semiconductor voltage losses is studied and a
compensation algorithm is developed. After that, two grid current control strategies
are analysed by means of dynamic modelling and simulations. The main problems
observed are poor capability to reject low-order grid voltage harmonics and the
sensitivity to parametric uncertainties. The presented theoretical considerations
are validated with laboratory tests of a 10 kVA three-wire three-level STATCOM
prototype.
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Chapter 1
Introduction
Uninterrupted and reliable generation, transmission, and distribution of electrical
energy is essential for modern societies. Many everyday functions such as clean wa-
ter, heating, waste-water disposal, public transportation, and communication sys-
tems could not be provided or kept operating without continuous electricity supply.
The supplied electricity is also expected to fulfil other quality characteristics that
enable normal operation of the customer equipment in their electrical environment.
Continuous industrial processes, such as paper mills and oil refineries, demand an
exact and reliable electricity supply. In such plants supply interruptions and power
problems leading to device failures and malfunctions are critical, because downtime
and lost production bring severe economic losses.
According to [1], concerns and awareness about the quality of electrical energy have
been growing since 1980’s among electric utilities and end users. A major reason
behind this trend has been the increasing sensitivity of modern load equipment to
electromagnetic disturbances in the networks [2]. On the other hand, modern loads
are very often nonlinear and, more often than not, they are sources of disturbances
themselves. For example, the proliferation of high-power rectifiers and inverters
has increased the harmonic levels in the networks and complicated the resonance
problems [3, 4, 5]. Also the development of standards and compatibility levels,
as well as the improvements in the field of network monitoring technology, data
collection and statistical analyses, have increased the awareness of power quality
issues [6].
From the non-technical point of view, the interest towards power quality has been
promoted by customer-utility relations emphasizing performance, reliability and
quality. The manufacturing industry’s push towards more efficient and productive
processes has challenged the utilities to improve their services to fulfil the customers’
expectations. Electrical energy has evolved into a commodity whose quality is mea-
surable and with a direct impact on the customer’s productivity [7]. As a result,
delivering high quality electricity has become a competitive tool for utilities in the
energy markets [8].
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1.1 Power quality
The majority of electrical energy is transmitted and distributed to the end users via
a three-phase AC network of cables. The AC power systems are designed to operate
with a standard frequency, typically 50 or 60 hertz, and at different voltage levels
[9]. Ideally, the voltage waveform is purely sinusoidal in every network location, the
voltages are of nominal amplitude and frequency, and the displacement between the
phase voltages is one third of the fundamental period. The currents, too, should have
sinusoidal waveforms. The power transfer is maximised when the phase voltages and
currents are in phase [1]. In practice, under normal network conditions, the voltage
varies around the rated value and the current waveforms and their displacement
with respect to the voltages are determined by the load characteristics.
The deviations of voltage and current from normal conditions fall within the realm
of power quality. It deals with the interactions of the power system and the loads
but an exact definition lacks general consensus [1, 2]. In [2], a power quality issue
is described as any power problem manifested in voltage or current, or frequency
deviations that result in failure or malfunction of customer equipment. In [1], power
quality is considered to be a combination of the voltage quality and the current
quality. Some other authors refer to it as a voltage quality problem [2, 10]. The
broadest interpretation is to consider power quality equivalent to service quality
which includes the supply reliability, the quality of power offered, and the informa-
tion sharing about the reliability performance [8].
The power quality phenomena may be grouped to variations and events [1]. The
variations are small deviations of amplitude, phase and frequency from the ideal,
such as harmonic distortion, unbalance, fluctuations, and voltage notching. The
events are occasional sudden voltage and current changes, such as interruptions,
under/overvoltages, and heavily distorted overcurrents, which compromise the load
and network equipment leading to malfunctions and failures. The events normally
arise from network faults caused by environmental factors such as adverse weather
and overgrown vegetation. Also, the operation of large loads, sudden load changes,
interactions between the power system components and loads, and equipment fail-
ures, can trigger such events.
Normal operation of the customer equipment goes hand in hand with maintaining
the power quality phenomena within prescribed limits and tolerances. Compatibility
levels, as well as recommendations and guidelines for monitoring and improving the
power quality, have been set by various national and international organizations. For
example, the steady-state limits for current harmonics have been specified in IEEE
Std. 519 [5] and the steady-state voltage quality characteristics in IEC 61000-2-21
[11] and EN 50160 [12]. Guidelines for power quality monitoring have been given in
IEEE Std. 1159 [13] and for improving the power system voltage quality in IEEE
Std. 1250 [14].
1In the standard documents of IEC the term electromagnetic compatibility is used instead of
power quality, but the two terms share similar characteristics.
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(a) (b) (c)
Fig. 1.1: The basic variable-impedance-type static compensators. (a) Thyristor-switched
capacitor (TSC) including a current-limiting inductor, (b) Thyristor-controlled reactor
(TCR), (c) Thyristor-controlled series capacitor (TCSC).
The improvement and maintenance of power quality may include various actions.
For example, tree trimming programs, installation of additional protective equip-
ment, and increased network automation and redundant equipment enhance the
power quality [10]. Investing in monitoring equipment serves as a preventive action
and assists in determining the correct solution to the power quality problem. The
power quality conditioners are equipment that tend to mitigate the power qual-
ity phenomena by contributing to one or more of the network impedance, voltage,
current, and transmission angle [15, 16]. The state-of-the-art power quality condi-
tioners are based on power electronic AC-DC converters which yield fast response
time and broad control range nearly independent of the network voltage [17]. This
thesis focuses on the issues in digital control of a static reactive power compensator
using a three-level voltage-source rectifier.
1.2 Passive and variable-impedance power qual-
ity conditioners
In the early days, the network voltage ’control’ and power factor correction were
mainly based on the use of shunt capacitors and reactors [18]. Precise and continu-
ously adjustable reactive power control was achieved with synchronous condensers
(machines) through the control of excitation field current [19, 20]. Single voltage
harmonics were suppressed with tuned LC filters [3, 21]. Capacitors were installed
in series with the power lines to increase the transmission capacity and also to sup-
press flicker problems caused by large industrial loads such as welding machines and
arc furnaces [22, 23].
The synchronous condenser was the only fully controllable reactive power compen-
sator until the mid-1970s. Then the development of high power thyristors created the
basis for new variable-impedance-type static compensators which provided improved
dynamic control over the network voltage, transmission angle, and impedance [20].
The new compensators were based on bi-directional back-to-back thyristor switches
and reactive circuit components, as illustrated in Fig. 1.1.
The thyristor-switched capacitor (TSC), depicted in Fig. 1.1(a), comprises one
3
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or more shunt-capacitor banks in parallel. The reactive power generated is ad-
justable in discrete steps by controlling the thyristor switches [20]. The thyristor-
controlled reactor (TCR) consists of a shunt reactor in series with a thyristor switch,
as depicted in Fig. 1.1(b). The gating delays of the thyristors are controlled be-
tween α = 90◦...180◦ with respect to the network voltage to control the current
through the reactor. The TCR generates non-sinusoidal currents when α > 90◦.
The triplen harmonics do not enter the network if the TCR is connected in delta,
and the current distortion is further reduced with twelve-pulse circuit arrangement
or segmented control of parallel TCRs [15]. Large compensation systems, known as
static VAr systems (SVS) or static VAr compensators (SVC), combine TCRs and
TSCs with shunt-capacitor banks and shunt-reactors [24]. They are used in flicker
compensation, oscillation damping, system voltage balancing, and voltage control
[25, 26, 27, 28].
The thyristor-controlled series capacitor (TCSC), depicted in Fig. 1.1(c), comprises
a TCR in parallel with a capacitor. The TCSC functions as a variable series re-
actance when the gating delay of the TCR is controlled between α = 90◦...180◦
with respect to the capacitor voltage2 [15]. In the capacitive operating mode, with
αCmin ≤ α < 180◦, the voltage across the TCSC can be increased over that produced
by the fixed capacitor and the given network current. In the inductive operating
mode, with 90◦ < α ≤ αLmax, the voltage across the capacitor is decreased. The
TCSC functions as a fixed capacitor with α = 180◦ and as a fixed reactor with
α = 90◦. Delay angles αLmax < α < αCmin are forbidden because of the LC parallel
resonant frequency. The TCSC can be used to compensate the transmission line
inductance, control the power sharing between parallel lines, and dampen the power
oscillations. Furthermore, it can overcome the sub-synchronous resonance problem
associated with fixed series capacitors [15].
1.3 Power quality conditioners based on AC-DC
converters
During the mid-1980s, the high-power gate turn-off (GTO) thyristors became com-
mercially available and accelerated the development of high-power converters [29,
30, 31, 32]. Concurrently, the Electrical Power Research Institute (EPRI) presented
the concept of Flexible AC Transmission Systems (FACTS) technology which envi-
sioned that in future the power-electronic-based and other static controllers would
be used widely to improve on the network controllability and to increase the power
transfer capacity [33]. The FACTS concept included a new group of shunt, series,
and shunt-series controllers based on self-commutated power converters, providing
the following major advantages: (i) significant size reduction of passive reactive com-
ponents needed [34], (ii) the rated output current could be generated at nearly zero
network voltage [32], (iii) the active and reactive power flows could be controlled in
2When the control is synchronised with the line current, the gating delay is controlled between
0◦...90◦ with respect to the current.
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(a) (b) (c)
(d)
Fig. 1.2: The principal concepts of converter-based power FACTS controllers. (a) Static
synchronous compensator (STATCOM), (b) Static synchronos series compensator (SSSC),
(c) Unified power flow controller (UPFC), (d) Interline power flow controller (IPFC).
an almost instantaneous basis [34].
Fig. 1.2 exemplifies the main concepts of the converter-based FACTS controllers
[15]. The static synchronous compensator (STATCOM) in Fig. 1.2(a), also known
as static condenser (STATCON), is a shunt-connected reactive power controller.
The static synchronous series compensator (SSSC) in Fig. 1.2(b) is connected in
series with the power lines using a transformer. It provides fully controllable series
compensation which is nearly independent of the line current. Both the STATCOM
and the SSSC can control also the active power if an external DC power source is
connected to the DC bus.
The unified power flow controller (UPFC) depicted in Fig. 1.2(c) combines the fea-
tures of the STATCOM and the SSSC. The series converter injects fully controllable
voltage in series with the network while the shunt converter supplies the required
active power to the common DC bus [35]. The shunt converter can also control re-
active power. The interline power flow controller (IPFC), illustrated in Fig. 1.2(d),
comprises two or more SSSCs connected to different power lines at a substation.
They can control the reactive power and transfer active power between the lines via
the common DC bus [36].
The FACTS concept primarily deals with the transmission system. Another EPRI
concept, the Custom power, was introduced in the early 90’s and is concerned with
maintaining and improving the quality and reliability of distribution systems to
fulfil the requirements of industrial and commercial sensitive loads [37, 38]. The
concept’s overriding objective is to provide energy-efficient and lowest cost power
quality solutions by means of solid-state power electronic controllers [17]. The net-
work reconfiguring-type controllers include current limiting, current breaking and
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current transferring devices [39]. The compensating type controllers include the
distribution-level STATCOM (D-STATCOM or D-STATCON) [40], series connected
dynamic voltage restorer (DVR) [41], shunt-series connected unified power quality
conditioner (UPQC) [42], and series-series connected interline dynamic voltage re-
storer (IDVR) [43]. Their principles are similar to the ones depicted in Fig. 1.2 but
the power rating is lower and higher switching frequencies are used. As a result,
other control functions, such as active harmonic filtering, become available [44].
1.4 An overview on STATCOMs
1.4.1 System configurations and topologies
The STATCOM has found various applications in both the transmission system
[45, 46, 47, 48, 49, 50] and the distribution system [51, 52, 53, 54]. A STATCOM
may comprise a single converter or a parallel connection of several units [45]. Typ-
ically voltage source converter (VSC) topologies are preferred, because the cur-
rent source converters (CSCs) provide lower efficiency and require reverse-voltage-
blocking power semiconductor switches [51]. The classic three-phase six-switch VSC
is the simplest one but the voltage ratings of commercially available power semicon-
ductor modules limit its feasibility in medium and high voltage applications. The
converter’s voltage rating can be increased by connecting several power semicon-
ductor modules in series. However, a complex gate driver and additional protection
circuitry is needed to balance the dynamic and the off-state voltage sharing within
the series connection [55].
The state-of-the-art STATCOM technology is based on converter topologies that
generate multi-step AC voltage waveforms. They can be categorized in multipulse
[56], multimodule pulse-width modulated (PWM) [57] and multilevel [58, 59, 60]
topologies. The multipulse and multimodule PWM converters consist of parallel-
connected converters sharing a common DC bus. The multipulse converters include
a complex phase-shifting transformer which combines the outputs of fundamental-
frequency-modulated parallel converters. The transformer is designed so that the
dominant harmonics are cancelled. The remaining ones are filtered using passive
filters to achieve nearly sinusoidal currents with a very low switching frequency.
Therefore, the multipulse converters are favoured in very-high-power applications
[61, 32, 47, 50, 62, 63]. However, they provide slow dynamic behaviour because the
output voltage amplitude is adjusted through the DC bus voltage control [56, 64].
The multimodule PWM converters use a multi-secondary transformer instead of a
phase-shifting transformer. The output voltage harmonics are minimised by keeping
the fundamental frequency voltage components of the parallel converters in phase,
but sequentially and equally phase-shifting the carrier-waves [64]. In the case of
space-vector modulation, the converters receive the same voltage reference but the
modulator sampling instants are interleaved [57]. The output voltage is controlled
through the modulation index which yields faster dynamic behaviour compared to
the multipulse converters but at the cost of increased switching losses [64].
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(a) (b) (c)
Fig. 1.3: One switch-arm of the three classic multilevel converter topologies. (a) Five-
level MMCC consisting of full-bridge modules, (b) Five-level diode-clamped converter, (c)
Five-level capacitor-clamped converter.
The multilevel converters generate line-to-line AC voltage waveforms with five or
more voltage steps by using an array of power semiconductor switches and a number
of voltage sources, typically capacitors. The three classic multilevel topologies illus-
trated in Fig. 1.3 are the modular multilevel cascaded converter (MMCC) consisting
of full-bridge modules [65, 66], the diode-clamped (multi-point-clamped) converter
[67], and the capacitor-clamped (flying-capacitor) converter [68]. Also a number
of their variants and hybrid topologies have been researched [59, 69]. Currently,
the two principal multilevel topologies in industrial STATCOMs are the MMCC
[45, 46, 48] and the three-level diode-clamped converter which is also known as
the neutral-point-clamped (NPC) converter [49, 52, 53, 70]. The advantage of the
MMCC topologies is their modular structure, which allows building converters with
numerous output voltage levels and of different circuit configurations [66]. They
have a great deal of potential in applications requiring high output voltage and low
switching frequency. The diode-clamped topology fits well in back-to-back converter
applications such as shunt-series and series-series compensators. However, in general
no more than three DC bus levels are favoured because of the unyielding complexity
of the main circuit, higher losses and uneven loss distribution between the power
semiconductor components, and the difficulties associated with the capacitor voltage
balancing [59].
1.4.2 Control architecture
The main functions of the STATCOM’s control architecture can be categorised in
the five layers illustrated in Fig. 1.4 [71]. The highest layer is the system control
which determines the operating mode such as reactive power control, power factor
control, voltage control, flicker mitigation, or harmonic compensation. The system
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Fig. 1.4: STATCOM control architecture.
control can configure the STATCOM to operate in one or more operating modes at
a time, and to change the operating mode upon request or variations in the network
condition.
The application control includes the functions needed to complete the objectives
of the system control. An important task concerns the generation of the reference
signals for the converter control by using the sensed network voltages and currents.
Also sensorless approaches have been proposed to minimise the measurement hard-
ware requirements [72].
In the voltage control mode, the error between the given set point and the RMS
network voltage is compensated by using, let say, a PI controller with a droop char-
acteristic [73, 74]. To compensate the voltage imbalance, the positive and negative
sequence voltages must be extracted from the sensed voltages [75]. For voltage har-
monics filtering, the fundamental frequency voltage is separated from the harmonics
[76, 77].
The references for harmonic current filtering, reactive power compensation, and load
balancing can be generated by decomposing the sensed currents into components.
Widely-used decomposition methods include discrete Fourier transformation [78, 79,
80, 81] and digital filtering in the grid-voltage-oriented vector reference frame and in
the harmonic reference frames [82, 83, 84]. Alternative decomposition methods are
based on the instantaneous power theories [85, 86, 87, 88, 89, 90, 91]. Also, methods
based on artificial neural networks [82] and neuro-fuzzy algorithms [92] have been
proposed in the scientific literature.
The converter control reacts on the references received from the control applica-
tion based on the external measurements taken from the network and the internal
measurements taken from the converter. Essential functions include the grid syn-
chronisation, the DC bus voltage (or current) control, and the grid current control
[93]. Various grid current control strategies have been put forward, including, for
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example, proportional-resonant controllers [94], synchronous reference frame PI con-
trols [95], state feedback control [96, 97, 98], and predictive control [99]. Nonlinear
control strategies are studied in [100, 74]. For example, in [95, 101, 102, 103] the
grid current is controlled in the synchronous reference frame using two PI con-
trollers. The strategy is simple but poor stability margins can be a problem when
it is applied to grid-parallel converters with an LCL filter [102, 103]. In theory, a
very fast dynamic behaviour, so-called deadbeat response, is achievable with pre-
dictive controllers [104, 105, 99, 106]. However, the full state vector should be
measured or estimated, which increases the complexity of either the hardware or
the software. Furthermore, the control computation delay and parametric uncer-
tainties may require lowering the controller gains, and loosening the response time,
to achieve proper stability margins [99]. In addition, the generic current control
strategies may provide insufficient performance in unbalanced and distorted grids.
In such cases, control extensions are needed to achieve desired current waveform
quality [107, 104, 108].
The core of the switching control layer is the pulse-width modulator that generates
the control signals for the power semiconductor switches. Fig. 1.5 classifies the
principal modulation strategies of the multilevel converters in low and high switching
frequency methods [59, 109]. From the low frequency methods, the space vector
control is attractive if the converter can generate a high number of output voltage
steps [110]. Then high quality voltage waveform and low switching frequency are
achieved by using only one output voltage combination during a sample period.
In the selective harmonic elimination PWM (SHEPWM), the switching angles are
computed oﬄine and optimised to eliminate the harmonics of interest from the
output voltage spectrum [111, 112].
From the high-frequency methods, the multi-carrier PWM can be divided in phase-
shifted [113] and level-shifted methods [114], depending on the arrangement of the
carrier waves [115]. The space-vector modulation (SVM) is favoured in several
publications because it offers degrees of freedom to optimise the switching patterns
[116, 117, 118, 119, 120, 121] and to balance the DC bus capacitor voltages [122,
123, 124].
On the lowest layer in Fig. 1.4 is the control hardware. It includes the gate drive
units and the power supplies needed to control the power semiconductor switches,
but also the current and voltage sensors, measurement circuits, and the analogue-
to-digital conversions [71].
1.5 Scope and objectives
This thesis addresses the digital control of a static reactive power compensator based
on the three-level neutral-point-clamped boost rectifier. The focus is on the pulse-
width-modulation and the grid-current-control strategies because they determine
the dynamic behaviour and the performance of the application.
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Fig. 1.5: Classification of multilevel modulation methods.
The first objective is to implement a space-vector modulation algorithm which uses
discontinuous switching patterns to decrease the switching frequency. The non-
linear voltage errors caused by capacitor voltage imbalances, blanking times, and
voltage drops across the power semiconductors are to be studied and compensated.
The arrangement of switching sequences during the transitions between the different
regions of the voltage vector plane should be analysed to decide on how the transi-
tions should be carried out. The modulation algorithm should control the capacitor
voltage balance.
The second objective is to study the dynamic behaviour and the characteristics of
two grid current control strategies implemented in the grid-voltage-oriented vector
coordinates. The first one is the decoupled PI current control strategy. The sec-
ond one is a predictive vector current control strategy which requires the feedback
from the full state vector. Increasing the number of sensor-hardware is not desired.
Therefore, the non-measured states should be estimated. An algorithm compensat-
ing the control computation delay should be included in the grid current control
loop.
The third objective is to verify the theoretical considerations using simulations and
laboratory experiments.
1.6 Scientific contributions
The main contributions of the thesis can be summarised as follows:
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 The problems related to the application of discontinuous switching patterns on
the three-level converter are revealed. A method resulting in correct switching
pattern arrangement is proposed and verified.
 The methods to compensate the PWM voltage errors caused by the blanking
times of the switch control signals and the on-state semiconductor voltage
losses are proposed and verified.
 It is shown by means of dynamic modelling and simulations that the grid
current controllers under study are incapable to reject background grid volt-
age distortion. Furthermore, the effects of modelling errors on the dynamic
behaviour of the observer-based grid current controllers are revealed. The
theoretical considerations are verified with experiments.
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1.8 Structure of the thesis
The rest of the thesis is organised as follows. Chapter 2 provides the theoreti-
cal backgrounds of the three-wire three-level NPC topology, multilevel space-vector
modulation, and converter control.
Chapter 3 focuses on the dynamic modelling of the STATCOM under study. Average
models are presented for the purposes of grid current controller design and analysis.
Chapter 4 presents the implemented discontinuous space vector modulation strat-
egy. Firstly, the duty cycles solution and capacitor voltage balancing algorithm are
presented. Then the switching waveforms during the transitions between different
regions of the space-vector plane are analysed. Finally, a compensation method for
the voltage errors caused by the blanking times and the voltage drops across the
on-state power semiconductor is presented.
Chapter 5 focuses on the design and analysis of the grid current control loop. The
characteristics of two current control strategies implemented in the grid-voltage-
oriented vector coordinates are studied. A prediction of the rectifier output current
is included in the control action to reduce the effects of control computation delay.
The effect of grid impedance on the current controllers’ stability is analysed.
Chapter 6 presents the laboratory prototype and the experimental results. The
operation of the switching control strategy is demonstrated and the dynamics of the
current controllers are evaluated by means of step-response tests.
Chapter 7 concludes the thesis and proposes future research topics.
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Theoretical backgrounds
2.1 Introduction
This chapter presents the theoretical background of the thesis. Section 2.2 gives
an overview on the three-wire three-level neutral-point-clamped boost rectifier and
on the forming of the output voltages. Also, the problems affiliated with blanking
times, voltage loss across the on-state semiconductors, and DC bus capacitor voltage
balancing are presented. In Section 2.3, the fundamentals of multilevel space-vector
modulation are introduced. Section 2.4 provides an overview on a cascaded vector
control scheme implemented in the grid-voltage-oriented reference frame. Section
2.5 draws the conclusions.
2.2 Three-wire three-level neutral-point-clamped
rectifier
2.2.1 Switching states and output voltages
Fig. 2.1 depicts the schematic of the three-wire three-level neutral-point-clamped
(NPC) rectifier. The topology was proposed by Nabae et. al in 1981 [67]. The
phase-to-neutral supply voltages at the connection point of the rectifier are denoted
as usa, usb, and usc. The boost inductors are presented with series RL elements. The
DC bus comprises two series-connected capacitors C1 and C2. The positive and the
negative DC bus nodes are referred to as ’p’ and ’n’, respectively, and the midpoint
is ’o’. Each rectifier phase-leg comprises four power semiconductor switches S1-S4
with free-wheeling diodes (FWD) D1-D4. In addition, the clamp diodes D5 and D6
enable the current path to the DC bus midpoint ’o’ and limit the voltage stresses of
the switches to the voltage across one DC capacitor.
Conservatively, the switches are controlled based on the principle S1k ∨ S3k and
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Fig. 2.1: The schematic of three-wire three-level neutral-point-clamped rectifier.
S2k ∨ S4k with k ∈ {a, b, c}. As a result, always two consecutive switches in each
phase-leg are in the on-state. The switch states can be described with logic-type
functions s1k, s2k, s3k = ¬s1k, and s4k = ¬s2k, which are defined 1 when true and
0 otherwise. The three possible switch combinations and the resulting voltages ukn
are summarised in Table 2.1.
Table 2.1: Switch states and phase voltages with respect to the negative DC bus rail
Voltage ukn s1k s2k s3k s4k
uC1 + uC2 1 1 0 0
uC2 0 1 1 0
0 0 0 1 1
When the constraints imposed on the switch control are satisfied, the phase voltages
with respect to ’n’ can be expressed as
ukn = s1ks2k(uC1 + uC2) + s2k(1− s1k)uC2 (2.1a)
= s2k(1 + s1k)
uDC
2
− s2k(1− s1k)∆uC
2
(2.1b)
where the latter form describes ukn in terms of the full DC bus voltage and the
capacitor voltage imbalance ∆uC = uC1 − uC2. In addition, the DC bus currents
ip, io, and in and the capacitor currents of an unloaded DC bus can be written as
follows
ip = s1as2aia + s1bs2bib + s1cs2cic (2.2)
io = s2a(1− s1a)ia + s2b(1− s1b)ib + s2c(1− s1c)ic (2.3)
in = (1− s1a)(1− s2a)ia + (1− s1b)(1− s2b)ib + (1− s1c)(1− s2c)ic (2.4)
iC1 = ip (2.5)
iC2 = ip + io = −in (2.6)
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Fig. 2.2: Voltage vectors of the three-level NPC rectifier.
The switch combinations in Table 2.1 give altogether 27 different three-phase voltage
combinations that can be expressed as complex vectors in the αβ plane by using
the Clarke transformation reviewed in Appendix A. Let us assume uC1 = uC2. As a
result, the last term of (2.1b) is eliminated and the output voltage vectors can be
expressed as
~u =
2
3
(uane
j0 + ubne
j 2pi
3 + ucne
j 4pi
3 ) (2.7a)
=
2
3
(swae
j0 + swbe
j 2pi
3 + swce
j 4pi
3 )
uDC
2
(2.7b)
= ~sw
uDC
2
(2.7c)
where swk is a switching function and ~sw is a switching vector. The switching
functions are defined as swk = s2k(1 + s1k) which yields swk ∈ {0, 1, 2}. The 27
voltage vectors are illustrated in Fig. 2.2 where the vector subscripts define the
associated switch combination: p , s1k ∧ s2k, o , s2k ∧ s3k, and n , s3k ∧ s4k.
Table 2.2 classifies the voltage vectors in four groups based on their magnitudes: in
zero, short, medium and long vectors. The long vectors are of length 2
3
uDC. They
divide the voltage hexagon, depicted in Fig. 2.2, in six 60◦ main sectors denoted as
Sector 1 to Sector 6. The main sectors are split into smaller subsectors, numbered
with 1 to 4, by the medium vectors of length 1√
3
uDC and the short vectors of length
1
3
uDC. In addition, the medium vectors divide the subsectors 1 and 3 into regions
1A, 1B, 3A, and 3B. The overlapping redundant short vectors generate different
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zero-sequence voltages but the same line-to-line voltages when uC1 = uC2. During
the zero vectors ~unnn, ~uooo, and ~uppp all the phases are connected to the same DC
bus potential.
Table 2.2 also presents the DC bus currents associated to each voltage vector, as
well as the capacitor currents, when an unloaded rectifier is considered. The long
vectors do not generate midpoint current io and, therefore, do not contribute to the
DC bus capacitor voltage balance unless C1 6= C2. The medium vectors connect
one phase to each of the DC bus nodes. As a result, one capacitor is charged or
discharged with respect to the other, depending on the polarity of io. The redundant
short vectors can be categorised in positive and negative vectors. The positive
short vectors circulate the DC bus current through the upper capacitor C1, yielding
iC1 = ip = −io, and charge (discharge) it with respect to C2. The negative short
vectors affect only the charge of C2 (iC2 = −in = io). The zero vectors do not
contribute to the capacitor voltages, because they yield ip = io = in = 0.
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Table 2.2: Voltage vectors of the three-level neutral-point-clamped rectifier and the
resulting DC bus currents. The tabulated capacitor currents assume an unloaded DC bus.
Vector ‖~u‖ ip io in iC1 iC2
Zero vectors
~unnn 0 0 0 0 0 0
~uooo 0 0 0 0 0 0
~uppp 0 0 0 0 0 0
Positive short vectors
~upoo
1
3uDC ia −ia 0 ia 0
~uppo
1
3uDC −ic ic 0 −ic 0
~uopo
1
3uDC ib −ib 0 ib 0
~uopp
1
3uDC −ia ia 0 −ia 0
~uoop
1
3uDC ic −ic 0 ic 0
~upop
1
3uDC −ib ib 0 −ib 0
Negative short vectors
~uonn
1
3uDC 0 ia −ia 0 ia
~uoon
1
3uDC 0 −ic ic 0 −ic
~unon
1
3uDC 0 ib −ib 0 ib
~unoo
1
3uDC 0 −ia ia 0 −ia
~unno
1
3uDC 0 ic −ic 0 ic
~uono
1
3uDC 0 −ib ib 0 −ib
Medium vectors
~upon
1√
3
uDC ia ib ic ia −ic
~uopn
1√
3
uDC ib ia ic ib −ic
~unpo
1√
3
uDC ib ic ia ib −ia
~unop
1√
3
uDC ic ib ia ic −ia
~uonp
1√
3
uDC ic ia ib ic −ib
~upno
1√
3
uDC ia ic ib ia −ic
Long vectors
~upnn
2
3uDC ia 0 −ia ia ia
~uppn
2
3uDC −ic 0 ic −ic −ic
~unpn
2
3uDC ib 0 −ib ib ib
~unpp
2
3uDC −ia 0 ia −ia ia
~unnp
2
3uDC ic 0 −ic ic ic
~upnp
2
3uDC −ib 0 ib −ib −ib
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2.2.2 Switching nonidealities and their compensation
In practical VSCs, a blanking time is added between the turn-off and the turn-on of
complementary switches to avoid cross-conduction within the bridge-leg [125]. The
moment when the both switches are in the off-state is the dead-time. During the
dead-time the AC terminal voltage of the converter is determined by the natural
current commutation path and may therefore deviate from the desired. Also the
voltage losses across the on-state semiconductors carrying the current deviate the
phase voltages from the ideal. The aforementioned nonidealities increase the distor-
tion of voltage and current waveforms, and can cause torque ripples in motor drive
applications [126, 127], and estimation errors in sensorless control applications [128].
Blanking times
Table 2.3 classifies all the switch combinations of the NPC topology into six allowed
ones and ten forbidden ones that lead to cross-conduction or possible switch over-
voltage. The blanking times must be designed so that only the allowed combinations
can occur, when the switching logic and the gate drive circuitry operate correctly.
In summary, the following constraints must be fulfilled to prevent cross-conduction
and overvoltages:
 To prevent cross-conduction, a blanking time must be inserted between the
turn-off to turn-on transition of the switch pairs Sik and S(i+2)k where i ∈
{1, 2}.
 To prevent overvoltages across the inner switches S2k and S3k, their turn-off
must be delayed with respect to the turn-off of the outermost switches S1k and
S4k.
 To prevent overvoltages across the inner switches S2k and S3k, the turn-on of
S1k and S4k must be delayed with respect to the turn-on of S2k and S3k.
As a result, the blanking times must be designed so that the total turn-on and turn-
off delays fulfil the following constraints: Td(off),S1/S4 < (Td(off),S2/S3, Td(on),S2/S3) <
Td(on),S1/S4.
Table 2.3: Classification of the switching states
Allowed states Cross-conduction or Possible switch
switch overvoltage overvoltage
s1k 0 1 0 0 0 0 1 1 0 1 1 1 0 1 0 1
s2k 0 1 1 0 1 0 1 1 1 1 0 0 0 0 1 0
s3k 0 0 1 1 0 1 1 1 1 0 1 0 0 1 0 0
s4k 0 0 0 1 0 0 1 0 1 1 1 0 1 0 1 1
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Fig. 2.3: Voltage errors generated by the switching delays. (a) Switching instants of S1a
to S4a, (b) ideal uao waveform, (c) actual uao and error voltage waveform with positive
phase current, (d) actual uao and error voltage waveform with negative phase current.
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Fig. 2.3 illustrates the effect of blanking times and the finite switching times of the
semiconductor switches on an example uao voltage waveform. The graph (a) shows
the ideal and the actual switching instants of S1a to S4a. The graph (b) exempli-
fies the ideal voltage waveform. The graphs (c) and (d) depict the actual voltage
waveform and the error voltage ∆uao waveform with both positive and negative
phase currents. The positive current is towards the converter. The lost (or gained)
volt-seconds due to the blanking times and the switching delays are summarised in
Table 2.4. It shows that the voltage error depends on three factors: (i) the switch
transition applied, (ii) the phase current polarity at the switching instant, (iii) the
delay between the ideal and the actual switch transition.
Table 2.4: Volt-second errors because of the blanking times and switching delays
uko voltage transition i > 0 i < 0
+uC1 → 0 uC1Td(on),S3 uC1Td(off),S1
0→ −uC2 uC2Td(on),S4 uC2Td(off),S2
−uC2 → 0 −uC2Td(off),S4 −uC2Td(on),S2
0→ +uC1 −uC1Td(off),S3 −uC1Td(on),S1
Voltage losses across the on-state semiconductors
Fig. 2.4 illustrates the current paths in a bridge-leg. uCE,on denotes the on-state
IGBT collector-to-emitter voltage and uF,c and uF,fwd denote the forward voltages
of a clamp diode and a free-wheeling diode, respectively. The voltage losses are
nonlinear functions of current but can be approximated as follows
uCE,on(t) = UCE0 + rCEiC(t) (2.8)
uF,fwd(t) = UF0,fwd + rF,fwdiF,fwd(t) (2.9)
uF,c(t) = UF0,c + rF,ciF,c(t) (2.10)
where UCE0 and UF0 denote the threshold voltages, rCE and rF denote the slope
resistances, and iC(t) and iF(t) denote the IGBT collector current and the diode
forward current, respectively. Based on Figs. 2.4(a) and 2.4(b), the actual phase
voltage with respect to the DC bus midpoint can be expressed as summarised in
Table 2.5. It shows that the volt-second error depends on the current polarity, on
the applied switch combination, and its duty time.
Nonlinearity compensation methods
The two main categories of nonlinearity compensation methods found in scientific
publications were originally developed for the two-level six-switch VSCs. In the case
of average error compensation, the volt-seconds lost (or gained) during a switching
period are calculated and the voltage reference is modified accordingly to cancel the
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(a) (b)
Fig. 2.4: Current paths in a bridge-leg with (a) positive phase current, and with (b)
negative phase current.
Table 2.5: The phase-to-midpoint voltage when semiconductor voltage losses are consid-
ered
Ideal uko voltage Actual voltage
i > 0 i < 0
+uC1 uC1 + 2uF,fwd uC1 − 2uCE,on
0 uCE,on + uF,c −uCE,on − uF,c
−uC2 −uC2 + 2uCE,on −uC2 − 2uF,fwd
average error [126]. Regarding the pulse-based compensation, the duration of each
PWM pulse is extended or reduced by the amount of dead-time before the blanking
times are added [125].
The principles of aforementioned compensation methods have also been applied to
the NPC converter [129, 130, 131, 132]. The dead-time compensation of a three-
level GTO inverter is studied in [129] and three average error compensation methods
are proposed. In [130], an average-error-based dead-time compensation method is
proposed for a three-level-inverter-based induction motor drive. In [131], the dead-
times of a five-level back-to-back converter are compensated using a pulse-based
approach, and the semiconductor voltage losses are compensated on the average
basis. In [132], the dead-times are compensated by manipulating the turn-on and
the turn-off pulses through the control software.
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Fig. 2.5: A DC-DC converter for capacitor voltage balancing.
2.2.3 Capacitor voltage balancing
Unequal voltage distribution across the DC bus capacitors is a typical problem
of multilevel converters. The DC voltage imbalance increases the switching losses
and the thermal loading of the power semiconductors exhibiting increased voltage
stress. Also overvoltage failures are possible. In addition, the output voltage and
current distortion increases if the effect of imbalance on the output voltages is not
compensated [133].
Next, the two main solutions to the capacitor voltage balancing problem of the
NPC rectifier are presented. Firstly, additional circuitry can be used to control the
voltage balance [134, 135, 136]. Fig. 2.5 illustrates the circuit proposed in [134].
It comprises an additional three-level switch-arm and an inductor, which is used
as intermediate energy storage to exchange energy between the two DC capacitors.
However, the drawbacks of the circuit are its complexity and, therefore, packaging
problems, the need of additional control hardware, and the possibility of oscillations.
The other, the lowest cost solution, is to control the voltage balance by exploiting
the switching state redundancy. In the case of carrier-based PWM, a feedback-
controlled zero-sequence signal can be added to the reference voltages to control
the duty time sharing between the redundant switching states [134]. Regarding the
space-vector modulation (SVM), the duty time sharing of the redundant vectors
can be manipulated directly [137]. However, the balancing strategies relying on the
switching state redundancy are not problem-free. Firstly, if the duty times of the
redundant vectors become too short, the control over the voltage balance can be
lost. An exception is the SVM strategy proposed in [123]. It balances the capacitor
voltages over the full output voltage range, but at the cost of higher switching
frequency compared to the conventional SVM. Secondly, if the neutral-point voltage
oscillation can not be fully suppressed, the output voltage distortion increases [137].
Thirdly, manipulation of the duty time distribution between the redundant vectors
deviates the PWM waveform from the optimal and increases the voltage distortion
[118, 117].
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Fig. 2.6: Vector sequence over two switching periods Ts.
2.3 Multilevel space-vector modulation
The space-vector modulation (SVM), the concept of using space-vector quantities
to compute the switching instants for a pulse-width modulated two-level six-switch
voltage-source converter, was presented in the mid-1980s [138, 139]. Later, the
theory has been extended to the modulation of multilevel converters [140, 116, 141,
142, 133, 143, 123, 121, 144, 72].
The multilevel SVM is more complex than the two-level SVM because of the larger
number of available voltage vectors. More computational effort is needed to locate
the reference vector within the voltage hexagon, to solve the duty cycles, and to
determine the voltage vector sequence. On the other hand, the available vectors can
be used to optimise the switching waveforms [117, 121, 119], to reduce the switching
losses [118, 145], to balance the DC bus capacitor voltages [123], and to avoid the
minimum-pulse-length violations [146].
2.3.1 Symmetric and asymmetric regular sampling
The concepts of symmetric and asymmetric regular sampling are known from the
theory of digital pulse-width modulation [147]. In the case of regularly sampled sine-
triangle PWM, the reference can be sampled at the positive and negative peaks of the
carrier wave. Regarding the symmetrical sampling mode (single-update-mode), the
reference is sampled once per a carrier period, either at the positive or the negative
peaks. In the asymmetrical sampling mode (double-update-mode), the reference is
sampled at the both peaks.
The both regular sampling modes can be applied to the SVM. Fig. 2.6 exemplifies a
vector sequence during two adjacent switching periods Ts. The sequence of the latter
period is reversed to minimise the switching frequency. In the asymmetric sampling
mode, the duty cycles are updated in the beginning of each switching period, which
is equivalent to sampling at the both peaks of the carrier wave. In the symmetric
regular sampling mode, the duty cycles are updated only once per 2Ts.
2.3.2 Continuous and discontinuous PWM
The characteristics of a PWM strategy can be modified by adding zero-sequence
waveforms to the modulation signals [147]. As a result, benefits such as extended
linear modulation range, improved waveform quality, reduced switching losses, and
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diminished common-mode voltages can be achieved [148].
The minimum voltage harmonic content can be achieved with continuous PWM
strategies [117, 118]. They use four switching states during a switching period which
generates one switched transition in each leg [147]. Discontinuous PWM (DPWM)
strategies yield suboptimal harmonic content but reduced switching frequency and
losses [147]. DPWM is achieved by injecting a zero-sequence voltage to the control
voltage so that the average volt-seconds do not change, but one voltage pulse is
eliminated during each switching period. As a result, only three switching states are
used during a switching period. Furthermore, by selecting a suitable zero-sequence
signal, each phase-leg can be kept unswitched and clamped to one DC bus node for
a given portion of the fundamental frequency period.
Discontinuous SVM of the three-level NPC converter can be implemented by using
the phase-leg discontinuity patterns known from the two-level modulation theory
[116, 148]. Based on the clamping period lengths, the DPWM patterns can be
categorised as follows:
 DPWM0, DPWM1, and DPWM2 result in 60◦ clamping period.
 DPWM3 results in 30◦ clamping period.
 The patterns DPWMMAX and DPWMMIN yield 120◦ clamping periods and
they are obtained by combining DPWM0 and DPWM2.
Fig. 2.7 illustrates the clamping periods generated by the DPWM patterns under
study during one cycle around the voltage hexagon. Within each region of the
voltage hexagon, the phase-leg clamping is expressed using three-character coding:
(i) ’x’ denotes that the phase-leg is being switched during a switching period, (ii) ’p’,
’o’, and ’n’ describe the DC bus nodes to which the unswitched phase-leg is being
clamped. Within the outermost subsectors, the unswitched phase-leg is clamped
to either the positive or the negative DC bus. Within the inner subsectors, the
clamping is done to the DC bus midpoint ’n’, and therefore, the zero vectors ~unnn
and ~uppp never get employed, similarly as in [120].
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Fig. 2.7: Phase-leg discontinuities of the three-level converter when the DPWM patterns
known from the modulation theory of two-level converters are applied.
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Fig. 2.8: Vector projections of ~u∗ along the edges of the triangular region defined by the
nearest three vectors.
2.3.3 Duty cycles solution based on vector projections
The duty cycles can be solved by expressing the reference vector ~u∗ as a sum of a
base vector and two vector projections. Fig. 2.8 illustrates the reference ~u∗ located
within the triangular area (subsector) defined by ~u1, ~u2, and ~u3. For example, if
~u∗ is projected in the direction of ~l1 = ~u3 − ~u1 and ~l2 = ~u2 − ~u1, the two vector
projections ~p1 and ~p2 are obtained and ~u
∗ can be expressed as
~u∗ = ~u1 + ~p1 + ~p2 (2.11)
If the lengths of ~p1 and ~p2 are proportioned to the lengths of ~l1 and ~l2, respectively,
one can obtain
~u∗ = ~u1 +
‖~p1‖
‖~l1‖
(~u3 − ~u1) + ‖~p2‖‖~l2‖
(~u2 − ~u1) (2.12a)
= (1− ‖~p1‖‖~l1‖
− ‖~p2‖‖~l2‖
)~u1 +
‖~p2‖
‖~l2‖
~u2 +
‖~p1‖
‖~l1‖
~u3 (2.12b)
= d1~u1 + d2~u2 + d3~u3 (2.12c)
where d1, d2, and d3 are the duty cycles of ~u1, ~u2, and ~u3, respectively, and subject
to constraint d1 + d2 + d3 = 1. Eq. (2.12b) applies irrespective of the converter
topology and the number of DC bus voltage levels. It shows that the duty cycles
solution requires the lengths of two triangle (subsector) edges and the projections
of the reference vector along them.
2.3.4 Capacitor voltage feedforward
Various multilevel SVM algorithms assume that the DC bus capacitor voltages are
perfectly balanced [116, 120, 141, 149]. In that case, the voltage vector hexagon is
composed of equilateral triangular regions and can be normalised so that ~l1 and ~l2
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Fig. 2.9: The variables needed to compensate the effect of capacitor voltage imbalance.
in Fig. 2.8 are of unity lengths. As a result, only the projections lengths ‖~p1‖ and
‖~p2‖ are needed to solve (2.12b). However, if the capacitor voltages are unbalanced,
the reference is not realised accurately and the distortion of converter voltage and
current waveforms increases. It is shown in [137] that the neutral-point voltage
variation of the three-level NPC converter can not be mitigated over the entire
modulation index range when the modulation is based on the nearest three vectors
(NTV). Therefore, it is justified that the modulation algorithm should consider the
DC bus voltage imbalance.
Fig. 2.9 illustrates the Sector 1 when uC2 > uC1. The imbalance varies the lengths
of the short vectors and both the length and the angle of the medium vector ~upon.
The long vectors are affected only by the total DC bus voltage. According to [133],
the voltage imbalance can be considered during the duty cycles solution with the
help of variables m1, m2, m12, γn, and γp depicted in Fig. 2.9. Next, the theory
behind the method is reviewed.
The scalar projections m1 and m2 of ~u
∗ along ~upnn and ~uppn are obtained using the
gh transformation reviewed in Appendix A. The projections are normalised with
base voltage 1
3
uDC which equals the short vector length when uC1 = uC2. As a
result, the third projection m12 can be expressed as
m12 = 2−m1 −m2 (2.13)
Variables γn and γp denote the lengths of the negative and the positive short vectors,
respectively. Their normalised lengths are subject to constraint γp + γn = 2, and
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Fig. 2.10: An example of the duty cycles solution in subsectors 1-4 of Sector 1.
can be expressed as
γn =
2
3
uC2
1
3
uDC
=
2uC2
uDC
(2.14)
γp =
2
3
uC1
1
3
uDC
=
2uC1
uDC
(2.15)
The duty cycles can be solved according to (2.12b) if two edge lengths of the triangle
enclosing ~u∗ and the scalar projections of ~u∗ on those two edges are known. Based
on Fig. 2.9, the two constraints are fulfilled by the NTV combinations which require
only two switched transitions per a switching period, because
 at least two subsector edge lengths can be described with γn and γp
 lengths of at least two projections of ~u∗ on the subsector edges can be described
with m1, m2, and m12
Fig. 2.10 gives an example of the duty cycles calculation in subsectors 1-4 of Sector
1. The base vector is always selected from the subsector edge which measures a
60◦ angle. The same principle can be applied to the other main sectors, and to the
DPWM patterns discussed in Section 2.3.2.
2.3.5 Limiting of the reference vector length
The modulation index describes the normalised fundamental frequency voltage gen-
erated with pulse-width modulation. In [150], the modulation index of two-level
VSC is defined as the ratio of the fundamental frequency modulated voltage Uˆ1 to
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Fig. 2.11: The principle of the space-vector limit method implemented in the gh coordi-
nates.
the fundamental frequency voltage Uˆ1,six−step during the six-step operating mode:
m =
Uˆ1
Uˆ1,six−step
=
Uˆ1
2
pi
uDC
(2.16)
In [151], the amplitude modulation ratio ma of sine-triangle PWM without zero-
sequence voltage injection is defined as follows
ma =
Uˆcontrol
Uˆtriangle
=
Uˆ1
1
2
uDC
(2.17)
where Uˆcontrol is the control voltage amplitude and Uˆtriangle is the amplitude of trian-
gular carrier wave. Within the linear region, with ma ≤ 1, the modulation generates
sinusoidal fundamental frequency voltages superimposed by the PWM harmonics.
Overmodulation starts when ma > 1 and the waveform approaches six-step. With
suitable zero-sequence voltage injection, the linear region can be extended by the
factor 2/
√
3. The same extension is provided by the SVM.
In Fig. 2.11, ~u∗ extends outside the voltage hexagon and must be limited to enable
correct operation of the SVM. Various reference length limiting methods, including
the space-vector limit (SVL), have been put forward in [152]. The principle of the
SVL method is illustrated in Fig. 2.11 in the gh reference frame1. Basically, it
1The gh reference frame transformation is reviewed in Appendix A
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retains the angle of ~u∗, but scales its length so that the whole voltage hexagon is
used.
The reference extends outside the hexagon, and must be limited, if
‖~u∗‖ = u∗g + u∗h >
2
3
uDC (2.18)
The vector components of the scaled reference ~u∗
′
can be expressed as
u∗
′
g = u
∗
g
2
3
uDC
u∗g + u
∗
h
(2.19)
u∗
′
h = u
∗
h
2
3
uDC
u∗g + u
∗
h
(2.20)
In Fig. 2.11, the circle with radius r1 = uDC/
√
3 is the boundary of linear modulation
range for SVM and for sine-triangle PWM modified with an injection of suitable zero-
sequence voltage. The circle with radius r2 = uDC/2 is ma = 1 for the conventional
sine-triangle PWM.
2.4 Vector control of STATCOM
Fig. 2.12 illustrates a control block scheme of a STATCOM based on the three-level
NPC rectifier. The LC filter is inserted on the grid-side of the boost inductor L1
to reduce the switching harmonic currents entering the grid [153, 154]. The vector
control scheme is implemented in the grid-voltage-oriented dq reference frame2. The
angle θ+g of the positive-sequence grid voltage is needed in the abc− dq and dq−αβ
transformations. It is solved by the phase-locking loop (PLL) which synchronises
with the grid.
The control comprises two nested feedback loops. The outer loop regulates the DC
bus voltage and provides the reference i∗1d for the d-axis current. The inner loop
controls the feedback current and provides the reference ~u∗1 for the space-vector
modulator (SVM). The feedback is taken from either the rectifier current or the
grid current. The grid voltage feedforward is typically used to improve the current
control performance. Also other filter state variables, such as the filter capacitors’
voltages or currents, or the currents from the both sides of the filter, can be measured
for control purposes [155].
The benefit of grid-voltage-oriented vector control is that it turns the fundamen-
tal frequency currents and voltages into DC quantities. Therefore, the steady-state
errors can be eliminated with PI compensators. On the other hand, similar perfor-
mance is also achieved with proportional-resonant controllers implemented in the αβ
reference frame [94]. Other control strategies studied in scientific literature include
direct power control [156], model predictive control [157], and voltage-mode control
[158]. However, this thesis focuses on the control scheme described in Fig. 2.12.
2The theory of dq transformation is reviewed in Appendix A
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Fig. 2.12: Block scheme of a STATCOM based on the three-level NPC rectifier and a
vector control system implemented in the grid-voltage-oriented dq reference frame.
2.4.1 Synchronisation with the grid
The STATCOM should stay online during the abnormal grid conditions and support
the network so that the other equipment could operate uninterruptedly. Therefore,
a robust synchronisation strategy is needed. At simplest, the phase-angle can be
solved by observing the zero-crossing instants of the grid voltages, or by calcu-
lating the angle of the αβ reference frame grid voltage vector. The dynamics of
the former method is limited because the phase-tracking is not possible between
the zero-crossings [159]. The problem of the latter solution is that it works only
with sinusoidal and symmetrical voltages. More advanced PLLs can detect the grid
phase-angle in the synchronous reference frame [159, 160] or employ adaptive filters
to increase the phase-tracking accuracy and selectivity [161, 162].
Fig. 2.13 illustrates the block diagram of the dual second-order generalised integra-
tor frequency-locked loop (DSOGIFLL) which is used in this thesis to synchronise
the STATCOM with the grid. The DSOGIFLL is frequency adaptive and provides
very good performance also in unbalanced and distorted grids [163, 162]. It extracts
the fundamental frequency grid voltage components in the αβ reference frame using
two adaptive band-pass filters, namely the SOGI-QSGs3. The first filter generates
the in-quadrature signals u˜2α and qu˜2α where q denotes a −90◦ phase-shift. The
second filter generates the signals u˜2β and qu˜2β. The gain K determines the filter
bandwidth [162]. The center frequency ω0 of the SOGI-QSGs is adapted to the grid
frequency ωg by the frequency-locked loop (FLL). At the center frequency, the filters
have unity gains.
The FLL input is the product (u2α − u˜2α)qu˜2α. It has been shown in [164] that
u2α − u˜2α and qu˜2α are in phase when ωg < ω0, and in the opposite phase when
ωg > ω0. Therefore, the average value of u2α − u˜2α is positive for ωg < ω0, negative
for ωg > ω0, and zero for ωg = ω0. As a result, an integrating controller with a
negative gain −Ki compensates the error and regulates ω0 at the grid frequency. In
3SOGI-QSG = Second-order generalised integrator - quadrature signal generator
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Fig. 2.13: Block diagram of the dual second-order generalised integrator frequency-locked
loop (DSOGIFLL).
Fig. 2.13, the initial value ω0,init equals the nominal grid angular frequency and its
purpose is to reduce the settling time of the synchronisation.
Finally, the positive-sequence grid voltage components are calculated from the SOGI-
QSG outputs using the following transformation [163][
u+2α
u+2β
]
=
[
1
2
−1
2
q
1
2
q 1
2
] [
u˜2α
u˜2β
]
(2.21)
and the angle θ+g is solved by calculating the arctangent of u
+
2α and u
+
2β.
2.4.2 DC voltage control
The DC bus voltage is regulated at the given setpoint by controlling the active power
drawn from the network. At steady state, the active power equals the STATCOM
power losses. The instantaneous power of the STATCOM can be expressed in the
grid-voltage-oriented dq reference frame as follows:
p =
3
2
Re{~u2~i∗2} =
3
2
(u2di2d + u2qi2q) (2.22)
Let us assume sinusoidal and balanced three-phase network. Then, u2d equals the
peak value of the phase voltage and u2q is zero. As a result, the instantaneous
power flow between the grid and the STATCOM can be controlled through the
d-axis current.
The error between the reference and the actual DC bus voltage is compensated with
a PI controller. The bandwidth of the control loop must be designed substantially
low to prevent it reacting on the low-frequency harmonic components present in
the DC voltage. Otherwise, the rectifier will inject low frequency current harmonics
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to the network. Typically the dominant DC bus voltage harmonic is the sixth.
The second harmonic is superimposed on the DC voltage if the rectifier controls
fundamental frequency negative sequence current.
2.4.3 Grid current control
The key issues of the grid current control are dynamics, disturbance rejection capa-
bility, and stability. Grid voltage background distortion causes current harmonics
if the control bandwidth is insufficient. Proportional-resonant harmonic controller
[165] or repetitive controller [108] in parallel with the main controller has been
proposed as a solution. In [107], multiple rotating vector reference frames and inte-
grating controllers are used to eliminate the effect of grid voltage distortion and to
maintain sinusoidal currents. However, grid impedance variations can compromise
the stability of the harmonic current controllers [165]. Also sudden grid voltage
changes, especially asymmetrical voltage dips, can cause control problems such as
current distortions and asymmetry, power oscillations, and DC bus oscillations [107].
In [107, 166], two vector reference frames, one for the positive sequence and the other
for the negative sequence, are used to improve the converter performance during un-
balanced grid voltages.
Another problem is the resonant peak of the LCL filter, which may cause oscillations
and instability. The resonant peak can be mitigated by increasing the natural filter
damping but it deteriorates the filtering efficiency and increases the power losses.
Active damping can be used to avoid extra losses if the resonance is within the control
bandwidth [154]. However, parametric uncertainty [155, 154] and grid impedance
variation [165] can compromise the stability. Also additional voltage or current
sensors may be needed [167].
This thesis studies the current control strategies illustrated in Figs. 2.14 and 2.15.
In Fig. 2.14, the rectifier current is controlled using PI controllers. The scheme is
based on the approximation that, sufficiently below the LCL filter resonance, the
grid current is proportional to the voltage across the series inductance Ltot = L1+L2
and the filter capacitor mainly affects the phase-angle of the fundamental frequency
grid current [153]. The cross-coupling resulting from the abc − dq transformation
is compensated with the term jωrLtot~i1, where ωr is the angular frequency of the
rotating synchronous reference frame. When the synchronisation is ideal, ωr = ωg.
The feedback is taken from the rectifier current which enables overcurrent protection
of the semiconductor bridge. The effect of the LC filter on the power factor can be
compensated by adding an offset term to i∗1q [101, 102, 84].
Fig. 2.15 describes a predictive vector current control scheme, which uses the system
model to predict the future behaviour of the grid current [104, 105, 99, 106, 152, 168,
169, 170]. The optimum controller actuation, the deadbeat response, compensates
the control error within the minimum possible number of control sampling intervals.
In practice, it might be necessary to parametrise the controller with fractions of
deadbeat gains, because measurement noise and parametric uncertainty can cause
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Fig. 2.14: Decoupled PI current controllers.
Fig. 2.15: Predictive vector current controller.
oscillations, even instability [166]. The controller needs the feedback of all filter
state variables or, alternatively, the non-measured states can be estimated.
2.4.4 Control delays
The modulator is updated at the beginning of each switching period based on the
previous control algorithm iteration. As a result, a delay equal to one control com-
putation interval is automatically included in the control action. Also the modulator
causes a delay between its input and output [171, 103]. The delays limit the cur-
rent control bandwidth [172] and may cause oscillatory responses, amplification of
harmonic currents, and stability problems [173].
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The modulator delay
The delays of single and double-update-mode regularly sampling digital PWM have
been studied in [171]. The double-update-mode provides smaller delay which is
equal to half the switching period. The delay can be reduced further if the sampling
frequency of the feedback signals is increased with respect to the carrier frequency
[172, 174]. Multi-sampling provides broader control bandwidth compared to single-
sampling control but a suitable ripple cancellation technique is needed to remove the
switching ripple from the feedback currents. Additionally, a powerful DSP and/or
FPGA is needed to implement the time-critical algorithms [172].
The effect of computation delay on the dq transformation
The control computation and single-sampling PWM yield a total delay Td ≈ 32Ts,
where Ts is the sampling time. During Td the positive-sequence grid voltage vector
rotates ∆θ+g = ωgTd and reaches the value ‖~u2‖ej(θ
+
g +∆θ
+
g ). The effect of Td on the
dq transformations can be compensated by modifying the angle used in the dq−αβ
transformation of the rectifier voltage reference as follows: ~u∗αβ1 = ~u
∗dq
1 e
j(θ+g +∆θ
+
g ).
Compensation of the control computation delay
Various methods have been proposed in scientific literature to compensate the con-
trol computation delay. In [175], the sampling instant of single-sampling control is
delayed by the amount of CPU time that remains unused during the control update
interval. It decreases the control delay but the currents are no longer sampled at the
zero-crossings of the ripple waveform. Therefore, the ripple component included in
the measurement has to be removed accurately to prevent it disrupting the control
action.
Another way to reduce the delay in the control action is to manipulate the reference
signals [176, 177, 173, 178, 179, 180, 83]. A simple method to predict the reference
signal evolution is to use linear extrapolation [176]. If the reference signal is periodic
and repeating, the data of one full period can be stored into the random-access
memory of the control hardware. Then, at each control update interval, the stored
data points are advanced by the length of the delay to compensate it [179, 177].
Alternatively, the discrete frequency components of interest can be extracted from
the reference signal, phase-advanced, and then summed to reconstruct the signal
[181, 173, 178]. A similar result is achieved using integrating controllers [179, 182,
180]. The methods provide satisfactory accuracy during the steady state but the
finite settling times of the filters and integrating controllers limit the dynamic per-
formance.
It is common to the delay compensation methods based on the manipulation of the
reference signals that the delay inherent in the control loop remains intact.
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Fig. 2.16: Block scheme of the Smith predictor.
Smith predictor
Fig. 2.16 presents the block scheme of the Smith predictor [183] which has been
applied to the control delay compensation of power converter applications in few
scientific publications such as [152, 106, 166]. The predictor comprises a delayless
process model Pˆ0(s) in parallel with the actual process P (s) with the time delay
e−sTd . The process model output yˆ(s) is the prediction of what y(s) would be without
the delay. The feedback Ksp(y(s)− yˆ(s)e−sTd) is added to the process model input
to compensate load disturbances. The predicted delayless output yˆ(s) and the error
y(s)− yˆ(s)e−sTd are fed back to the controller G(s). The control error is given as
e(s) = r(s)− (y(s)− yˆ(s)e−sTd)− yˆ(s) (2.23)
where r(s) is the reference signal. The closed-loop transfer function from the refer-
ence to the output can be written as
y(s)
r(s)
=
G(s)P (s)(1 +KspPˆ (s))
1 +G(s)Pˆ0(s) +G(s)(P (s)− Pˆ (s)) +Ksp(Pˆ (s) +G(s)P (s)Pˆ0(s))
(2.24)
If Pˆ (s) = P (s) and Ksp = 0, (2.24) reduces to
y(s)
r(s)
=
G(s)Pˆ0(s)
1 +G(s)Pˆ0(s)
e−sTd (2.25)
which shows that the closed-loop response is similar to the delayless system, but it
has the time delay Td. As a result, in the ideal case, the controller can be designed
similarly as for a delayless system.
2.5 Conclusions
Firstly, the fundamentals of the three-level neutral-point clamped boost rectifier
were reviewed in this chapter. After that, the following problems affiliated with the
rectifier control were studied:
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1. Voltage errors caused by blanking times and voltage loss across the on-state
semiconductors
2. Capacitor voltage balancing
3. Discontinuous multilevel space-vector modulation and duty cycles solution
4. Vector current control in the grid-voltage-oriented coordinates
The first three problems relate to the first objective of this thesis, that is implement-
ing of the modulation strategy. Based on the literature review, it can be said that
various solutions exist to each of the problems. However, they typically focus on one
problem at a time. There is an obvious gap for a research of modulation algorithms
that compensate simultaneously the effects of capacitor voltage imbalance, dead-
times, and voltage losses across the on-state semiconductors. Therefore, further
research is needed to investigate on how such modulators should be implemented
and what problems they enclose.
The last problem area considered the vector current control of STATCOM. The grid
current controller mainly determines the performance of the application. The three
key issues are disturbance rejection capability, dynamic behaviour, and stability.
The grid current control is a very active research topic because it provides highly
important research problems for various power conversion applications. This thesis
studies the characteristics of two vector current control strategies which were briefly
introduced in Section 2.4.3. Based on the literature survey, the issues with control
delays have also been widely studied but only a few studies focus on the delay com-
pensation using the Smith predictor. Therefore, further research is needed to reveal
the performance of the predictor and its suitability to practical power converter
applications. In this thesis, the Smith predictor is incorporated in the applied grid
current controllers.
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3.1 Introduction
This chapter introduces the studied STATCOM and its analytical models are de-
veloped for the purposes of grid current control design and analysis. Firstly, the
schematic of the STATCOM is presented in Section 3.2, and a linear, time-invariant
average model is developed. In Section 3.3, the filter inductors are modelled with
frequency-dependent equivalent circuits and are included in the average model. In
Section 3.4, the grid impedance is included in the models to assess its effect on the
current control stability. The conclusions are drawn in Section 3.5.
3.2 Average model
Fig. 3.1 shows the schematic of the three-level STATCOM. It is connected to a
three-phase mains by using a passively damped LCL filter circuit. The inductors
L3 have been inserted in parallel with the damping resistors Rd to reduce the ohmic
losses caused by the fundamental frequency shunt branch current. The series res-
onance of L3C3 is tuned at half the modulation frequency, at 1800 Hz, to increase
the attenuation of switching harmonics. The series resistors RC were inserted in
the circuit after the first laboratory prototype tests to increase the filter resonance
damping. However, inserting passive damping in series with the filter capacitors
is not desirable, which should be considered in the future research. The frequency
responses of the filter circuit are presented in Appendix C.
Let us assume that the rectifier shown in Fig. 3.1 is supplied from an ideal three-
phase grid, there is no path for the zero-sequence current, and the impedances
are frequency-independent and symmetrical between the three phases. Then, the
state variables of the filter circuit, as well as the filter shunt branch voltage, can be
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Fig. 3.1: Schematic of the STATCOM based on three-level NPC rectifier.
expressed in the stationary αβ reference frame as follows:
L1
d~iαβ1 (t)
dt
= ~uαβ3 (t)− ~uαβ1 (t)−R1~iαβ1 (t) (3.1)
L2
d~iαβ2 (t)
dt
= ~uαβ2 (t)− ~uαβ3 (t)−R2~iαβ2 (t) (3.2)
L3
d~iαβ31 (t)
dt
= Rd
(
~iαβ2 (t)−~iαβ1 (t)−~iαβ31 (t)
)
−R3~iαβ31 (t) (3.3)
C3
d~uαβC3(t)
dt
=~iαβ2 (t)−~iαβ1 (t) (3.4)
~uαβ3 (t) = ~u
αβ
C3(t) +RC(~i
αβ
2 (t)−~iαβ1 (t)) +Rd
(
~iαβ2 (t)−~iαβ1 (t)−~iαβ31 (t)
)
(3.5)
Next, (3.1)-(3.5) are transformed into the grid-voltage-oriented dq reference frame,
which yields
L1
d~idq1 (t)
dt
= ~udq3 (t)− ~udq1 (t)− (R1 + jωrL1)~idq1 (t) (3.6)
L2
d~idq2 (t)
dt
= ~udq2 (t)− ~udq3 (t)− (R2 + jωrL2)~idq2 (t) (3.7)
L3
d~idq31(t)
dt
= Rd
(
~idq2 (t)−~idq1 (t)−~idq31(t)
)
− (R3 + jωrL3)~idq31(t) (3.8)
C3
d~udqC3(t)
dt
=~idq2 (t)−~idq1 (t)− jωrC3~udqC3(t) (3.9)
~udq3 (t) = ~u
dq
C3(t) +RC(~i
dq
2 (t)−~idq1 (t)) +Rd
(
~idq2 (t)−~idq1 (t)−~idq31(t)
)
(3.10)
where ωr is the angular frequency of the synchronous reference frame.
From here on, the superscripts αβ and dq of the vector variables are omitted and
the notation refers to the dq reference frame if not specified otherwise. Also time
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notations are omitted. By substituting (3.10) in (3.6)-(3.7), the coefficient matrices
of the state-space equation given in (3.11)-(3.15) can be solved. The matrices A, B,
C, and D are defined in (3.16) to (3.19).
x˙(t) = Ax(t) + Bu(t) (3.11)
y(t) = Cx(t) + Du(t) (3.12)
x(t) =
[
i1d i1q i2d i2q i31d i31q uC3d uC3q
]T
(3.13)
u(t) =
[
u1d u1q u2d u2q
]T
(3.14)
y(t) =
[
i1d i1q i2d i2q i31d i31q uC3d uC3q
]T
(3.15)
A = (3.16)
−R1−Rd−RC
L1
ωr
Rd+RC
L1
0 −Rd
L1
0 1
L1
0
−ωr −R1−Rd−RCL1 0 Rd+RCL1 0 −RdL1 0 1L1
Rd+RC
L2
0 −R2−Rd−RC
L2
ωr
Rd
L2
0 −1
L2
0
0 Rd+RC
L2
−ωr −R2−Rd−RCL2 0 RdL2 0 −1L2−Rd
L3
0 Rd
L3
0 −R3−Rd
L3
ωr 0 0
0 −Rd
L3
0 Rd
L3
−ωr −R3−RdL3 0 0−1
C3
0 1
C3
0 0 0 0 ωr
0 −1
C3
0 1
C3
0 0 −ωr 0

B =

− 1
L1
0 0 0 0 0 0 0
0 − 1
L1
0 0 0 0 0 0
0 0
1
L2
0 0 0 0 0
0 0 0
1
L2
0 0 0 0

T
(3.17)
C = I8 (3.18)
D = 08×4 (3.19)
If the losses of the semiconductor bridge and the DC bus are neglected, the instan-
taneous power p through the AC terminals equals the power of the DC circuit:
=p︷ ︸︸ ︷
3
2
(u1di1d + u1qi1q) = uC1ip + uC2(ip + io) (3.20)
When (3.20) is solved for ip, the voltage derivatives of the DC capacitors can be
expressed as
duC1
dt
=
1
C1
ip =
1
C1
p− uC2io
uC1 + uC2
(3.21)
duC2
dt
=
1
C2
(ip + io) =
1
C2
p+ uC1io
uC1 + uC2
(3.22)
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If the capacitor voltages are maintained in balance by the control, it can be assumed
that uC1 ≈ uC2 and io ≈ 0. When C = C1 = C2, the derivative of the full DC bus
voltage can be expressed as
duDC
dt
=
duC1
dt
+
duC2
dt
(3.23a)
=
2
C
p
uDC
(3.23b)
=
3
C
(u1di1d + u1qi1q)
uDC
(3.23c)
By averaging the converter voltage components in (3.23c) over a control sampling
interval Ts, they can be expressed as
u1d(t|t+ Ts) ≈ kuDC
2
dd (3.24)
u1q(t|t+ Ts) ≈ kuDC
2
dq (3.25)
where dd and dq denote the duty cycles in the dq reference frame and k is the
modulator constant. Within the linear modulation range dd and dq are subject to
constraints √
u21d + u
2
1q ≤ k
uDC
2
√
d2d + d
2
q (3.26)√
d2d + d
2
q ≤ 1 (3.27)
where k = 2√
3
in the case of space-vector modulation, because the linear modulation
range limits to uDC√
3
. As a result, (3.23c) yields
duDC
dt
=
3
C
(kdd
uDC
2
i1d + kdq
uDC
2
i1q)
uDC
(3.28a)
=
3k
2C
(ddi1d + dqi1q) (3.28b)
where (3.28b) is similar to the DC bus voltage derivative presented in [184] for a
two-level three-phase rectifier.
The DC bus voltage derivative (3.28b) can be included in (3.13) to obtain the average
model (3.29) where the submatrix A is defined in (3.16). The model is linear but
time-variant because of dd and dq present in the state matrix.
d
dt

i1d
i1q
i2d
i2q
i31d
i31q
uC3d
uC3q
uDC

=

A
−k
2L1
dd
−k
2L1
dq
0
...
3k
2C
dd
3k
2C
dq 0 . . . 0


i1d
i1q
i2d
i2q
i31d
i31q
uC3d
uC3q
uDC

+
[
B(:, 3 : 4)
0
] [
u2d
u2q
]
(3.29)
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Eq. (3.29) could be linearised at a given steady-state operating point to make
it useful for control design. Alternatively, it can be assumed that the DC bus
capacitance is sufficiently large to keep uDC approximately constant over a sampling
interval Ts [184]. Then the response of the AC circuit during Ts becomes independent
of uDC and (3.29) simplifies to
x˙(t) = Ax(t) + Bu(t) (3.30)
x(t) =
[
i1d i1q i2d i2q i31d i31q uC3d uC3q
]T
(3.31)
u(t) =
[
u1d u1q u2d u2q
]T
(3.32)
where A is (3.16), B is (3.17), and the input variables u1d and u1q are
u1d = k
uDC
2
dd (3.33)
u1q = k
uDC
2
dq (3.34)
The reduced model (3.30) is linear and time-invariant and, therefore, can be used as
such to analyse the current control loop. However, the model reduction omits the
interaction between the AC and the DC circuits. Therefore, a small-signal model
including the DC bus voltage dynamics should be derived to analyse the DC bus
voltage control loop.
3.3 Modelling of the filter inductors’ frequency
characteristics
In the previous section, the filter inductors of the STATCOM under study were
modelled with series RL equivalent circuits. Next, the RL equivalents are replaced
with third-order Foster equivalent circuits, as illustrated in Fig. 3.2, which provide
more accurate approximation of the filter inductor frequency characteristics. The
development of Foster equivalent circuits and their parameters are presented in
Appendix C. A linear, time-invariant average model of the STATCOM is derived and
it will be used in Chapter 5 to study the effects of inductor frequency characteristics
on the grid current control loop.
Firstly, the expressions for the currents ~i1, ~i2, and ~i31 are derived. Based on Fig.
3.2, the voltages across the Foster equivalent circuits can be expressed as
~uL1 =~u3 − ~u1 = R10~i1 +
3∑
x=1
R1x(~i1 −~iL1x) (3.35)
~uL2 =~u2 − ~u3 = R20~i2 +
3∑
x=1
R2x(~i2 −~iL2x) (3.36)
~uL3 =R30~i31 +
3∑
x=1
R3x(~i31 −~iL3x) (3.37)
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Fig. 3.2: Schematic of the STATCOM when the filter inductors are approximated with
third-order Foster equivalent circuits.
The currents~i1 and~i2 can be solved from (3.35) and (3.36), respectively, which yield
~i1 =
1
rL1
(
~u3 − ~u1 +
3∑
x=1
R1x~iL1x
)
(3.38)
~i2 =
1
rL2
(
~u2 − ~u3 +
3∑
x=1
R2x~iL2x
)
(3.39)
where rL1 and rL2 are
rL1 =R10 +R11 +R12 +R13 (3.40)
rL2 =R20 +R21 +R22 +R23 (3.41)
The current ~i31 can be solved from (3.37) using the Kirchhoff’s law of current, as
follows
~i31 =~i2 −~i1 −~i32 (3.42a)
=~i2 −~i1 − ~uL3
Rd
(3.42b)
= Ai31/i3
(
~i2 −~i1 + 1
Rd
3∑
x=1
R3x~iL3x
)
(3.42c)
where Ai31/i3 is
Ai31/i3 =
Rd
Rd + rL3
(3.43)
and rL3 in (3.43) is
rL3 = R30 +R31 +R32 +R33 (3.44)
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The voltage ~u3 present in (3.38) and (3.39) can be solved when (3.38), (3.39), and
(3.42c) are substituted in (3.10), which yields
~u3 =
rtot
rsb
~uC3 +
rtot
rL1
~u1 +
rtot
rL2
~u2 − rtot
rL1
3∑
x=1
R1x~iL1x
+
rtot
rL2
3∑
x=1
R2x~iL2x − Ai31/i3rtot
rsb
3∑
x=1
R3x~iL3x (3.45)
where rsb is the equivalent resistance of the filter shunt branch when the inductances
L3x are considered open circuits (f → ∞), and rtot is the equivalent resistance of
the short-circuited LCL filter equivalent circuit when the inductances L1x, L2x, L3x
are considered open circuits. The resistances rsb and rtot are defined as follows:
rsb =RC + rL3||Rd (3.46)
rtot = (rL1||rL2) ||rsb (3.47)
Finally, the currents~i1,~i2, and~i31 can be solved by combining (3.38), (3.39), (3.42c),
and (3.45). They can be expressed as follows:
~i1 =
rL1 − rtot
r2L1
3∑
x=1
R1x~iL1x +
rtot
rL1rL2
3∑
x=1
R2x~iL2x
− Ai31/i3rtot
rL1rsb
3∑
x=1
R3x~iL3x +
rtot
rL1rsb
~uC3 +
rtot − rL1
r2L1
~u1 +
rtot
rL1rL2
~u2 (3.48)
~i2 =
rtot
rL1rL2
3∑
x=1
R1x~iL1x +
rL2 − rtot
r2L2
3∑
x=1
R2x~iL2x +
Ai31/i3rtot
rL2rsb
3∑
x=1
R3x~iL3x
+
−rtot
rL2rsb
~uC3 +
−rtot
rL1rL2
~u1 +
rL2 − rtot
r2L2
~u2 (3.49)
~i31 =
−Ai31/i3rtot
rL1rsb
3∑
x=1
R1x~iL1x +
Ai31/i3rtot
rL2rsb
3∑
x=1
R2x~iL2x
+
(
1
Rd + rL3
+
A2i31/i3rtot
rL2rsb
+
A2i31/i3rtot
rL1rsb
)
3∑
x=1
R3x~iL3x
+
(
−Ai31/i3rtot
rL2rsb
− Ai31/i3rtot
rL1rsb
)
~uC3 +
Ai31/i3rtot
rL1rsb
~u1 +
Ai31/i3rtot
rL2rsb
~u2 (3.50)
Next, the state-space equation modelling the circuit depicted in Fig. 3.2 is de-
veloped. Firstly, a voltage equation is developed for each cell of the three Foster
equivalent circuits and the inductor current derivatives are solved. Also the deriva-
tive of the filter capacitor C3 voltage is solved. The aforementioned derivatives can
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be expressed as follows:
d~iL1x
dt
=
uL1x
L1x
=
R1x
L1x
(~i1 −~iL1x)− jωr~iL1x (3.51)
d~iL2x
dt
=
uL2x
L2x
=
R2x
L2x
(~i2 −~iL2x)− jωr~iL2x (3.52)
d~iL3x
dt
=
uL3x
L3x
=
R3x
L3x
(~i31 −~iL3x)− jωr~iL3x (3.53)
d~uC3
dt
=
1
C3
(~i2 −~i1)− jωr~uC3 (3.54)
Finally, the currents ~i1, ~i2, and ~i31 from (3.48)-(3.50) can be substituted in (3.51)-
(3.54) to derive the following state-space representation for the circuit
x˙(t) =
A
1
1 . . . A
4
1
...
. . .
...
A14 . . . A
4
4
x(t) +
B1...
B4
u(t) (3.55)
where the state and the input vector are defined as follows
x(t) =
[
iL1 iL2 iL3 uC3
]T
(3.56)
iL1 =
[
iL11d iL11q iL12d iL12q iL13d iL13q
]
(3.57)
iL2 =
[
iL21d iL21q iL22d iL22q iL23d iL23q
]
(3.58)
iL3 =
[
iL31d iL31q iL32d iL32q iL33d iL33q
]
(3.59)
uC3 =
[
uC3d uC3q
]
(3.60)
u(t) =
[
u1d u1q u2d u2q
]T
(3.61)
The state matrix A in (3.55) is of size 20×20 and is partitioned into 16 submatrices
Aji{i, j ∈ 1, 2, 3, 4}. The matrices Aji{i, j ∈ 1, 2, 3} are of size 6 × 6 and include
the coefficients linking the inductor currents to each other. The 6 × 2 matrices
A4i {i ∈ 1, 2, 3} link the filter capacitor voltages to the inductor currents. The
matrices Aj4{j ∈ 1, 2, 3} are of size 2× 6 and describe the portion of filter capacitor
voltages that is dependent on the inductor currents. The 2× 2 matrix A44 describes
the cross-coupling between uC3d and uC3q. The input matrix B is of size 20× 4.
3.4 Inclusion of the grid impedance
In Sections 3.2 and 3.3, the grid was modelled with three ideal AC voltage sources
with zero internal impedances. In practice, the grid impedance is non-zero and it
varies. The grid impedance variation changes the resonant frequency of the LCL
filter, which can cause stability issues [165]. Additionally, the STATCOM current
produces a voltage drop across the grid impedances, which changes the voltage at
its connection point. As a result, the STATCOM will interact with its own control
action, because the voltage at the connection point is measured and feedforwarded
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Fig. 3.3: Equivalent circuit including the grid impedances.
to the grid current controller. Next, to study the aforementioned phenomena, the
grid impedance is included in the average models presented in the two previous
sections.
In Fig. 3.3, the grid is modelled with ideal voltage sources ug behind grid impedances
Zg = Rg + jωrLg. The voltage at the STATCOM’s connection point is u2. The
impedances Z1, Z2, Z3 denote the filter inductors. Firstly, let us consider the case
when the filter inductors are modelled with series RL elements, similarly as in
Section 3.2. Based on Fig. 3.3, the grid current derivative can be expressed as
d~i2
dt
=
1
Lg
(~ug − ~u2)− 1
Lg
(Rg + jωrLg)~i2 (3.62a)
=
1
L2
(~u2 − ~u3)− 1
L2
(R2 + jωrL2)~i2 (3.62b)
The voltage ~u2 can be solved from (3.62a) and (3.62b), as follows, when ~u3 is sub-
stituted with (3.10):
~u2 =− (RC +Rd)Lg
Lg + L2
~i1 +
(RC +Rd +R2)Lg −RgL2
Lg + L2
~i2 − RdLg
Lg + L2
~i31
+
Lg
Lg + L2
~uC3 +
L2
Lg + L2
~ug (3.63)
After that, (3.63) is substituted in (3.62b) and the grid current derivative is re-
written as follows
d~i2
dt
=
RC +Rd
Lg + L2
~i1 −
(
Rg +R2 +RC +Rd
Lg + L2
+ jωr
)
~i2 +
Rd
Lg + L2
~i31
− 1
Lg + L2
~uC3 +
1
Lg + L2
~ug (3.64)
Finally, the grid impedance is included in the state-space equation (3.30) by substi-
tuting the derivative of~i2 with (3.64). In addition, the voltage ~u2 in the input vector
u(t) is replaced with the stiff grid voltage ~ug. The resulting state-space equation is
of form
x˙(t) = Ax(t) + Bu(t) (3.65)
x(t) =
[
i1d i1q i2d i2q i31d i31q uC3d uC3q
]T
(3.66)
u(t) =
[
u1d u1q ugd ugq
]T
(3.67)
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Next, the grid impedance is included in the average model presented in Section 3.3.
Firstly, the shunt branch voltage ~u3 of the LCL filter is re-expressed using (3.10),
(3.48), and (3.50) as follows
~u3 =~uC3 − (RC +Rd)~i1 + (RC +Rd)~i2 −Rd~i31
=− ri3
rL1 + ri3
3∑
x=1
R1x~iL1x +
rL1ri3
rL1 + ri3
~i2
− rL1Ai31/i3
rL1 + ri3
3∑
x=1
R3x~iL31x +
rL1
rL1 + ri3
~uC3 +
ri3
rL1 + ri3
~u1 (3.68)
where the coefficients rL1 and Ai31/i3 are defined in (3.40) and (3.43), respectively,
and the equivalent resistance ri3 along the i3 path, when f →∞, is
ri3 = RC +Rd(1− Ai31/i3) (3.69)
After that, (3.68) is substituted in (3.48), (3.50), and (3.36) to solve ~i1, ~i31, and ~u2
as follows
~i1 =
1
rL1
(
~u3 − ~u1 +
3∑
x=1
R1x~iL1x
)
=
1
rL1 + ri3
3∑
x=1
R1x~iL1x − Ai31/i3
rL1 + ri3
3∑
x=1
R3x~iL31x +
1
rL1 + ri3
~uC3
+
ri3
rL1 + ri3
~i2 − 1
rL1 + ri3
~u1 (3.70)
~i31 =− Ai31/i3
rL1 + ri3
3∑
x=1
R1x~iL1x +
(
A2i31/i3
rL1 + ri3
+
Ai31/i3
Rd
)
3∑
x=1
R3x~iL31x
− Ai31/i3
rL1 + ri3
~uC3 +
rL1Ai31/i3
rL1 + ri3
~i2 +
Ai31/i3
rL1 + ri3
~u1 (3.71)
~u2 =− ri3
rL1 + ri3
3∑
x=1
R1x~iL1x −
3∑
x=1
R2x~iL2x − rL1Ai31/i3
rL1 + ri3
3∑
x=1
R3x~iL31x
+
rL1
rL1 + ri3
~uC3 +
rL1rL2 + ri3(rL1 + rL2)
rL1 + ri3
~i2 +
ri3
rL1 + ri3
~u1 (3.72)
In addition, the grid current derivative is expressed based on Fig. 3.3 as follows
d~i2
dt
=
1
Lg
(~ug − ~u2)− 1
Lg
(Rg + jωrLg)~i2 (3.73)
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The resulting linear and time-invariant average model is
x˙(t) =Ax(t) + Bu(t) (3.74)
x(t) =
[
iL1 iL2 iL3 uC3 i2
]T
(3.75)
iL1 =
[
iL11d iL11q iL12d iL12q iL13d iL13q
]
(3.76)
iL2 =
[
iL21d iL21q iL22d iL22q iL23d iL23q
]
(3.77)
iL3 =
[
iL31d iL31q iL32d iL32q iL33d iL33q
]
(3.78)
uC3 =
[
uC3d uC3q
]
(3.79)
i2 =
[
i2d i2q
]
(3.80)
u(t) =
[
u1d u1q ugd ugq
]T
(3.81)
The coefficient matrices A and B can be derived by substituting (3.70)-(3.72) in
(3.51)-(3.54) and solving the derivatives d
dt
~iL1x,
d
dt
~iL2x,
d
dt
~iL3x, and
d
dt
~uC3. The grid
current components i2d and i2q are introduced in the state vector as new state
variables. Their derivatives can be solved from (3.73) when ~u2 is substituted with
(3.72).
3.5 Conclusions
This chapter presented the schematic of the STATCOM under study and, to assess
the characteristics of the grid current control loop, dynamic models were developed
for it. In the first model, the filter inductors were modelled with series RL elements.
After that, the model was extended by approximating the filter inductors’ frequency
characteristics with third-order Foster equivalent circuits. Finally, the effect of grid
impedance was included in the two first models.
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Modulation algorithm
4.1 Introduction
This chapter presents the functions and the program flow of the implemented mod-
ulation algorithm. Section 4.2 describes the computation of reference vector pro-
jections and limiting of reference magnitude. After that, the duty cycles solution
and the switching sequence generation are discussed in Section 4.3 and the capacitor
voltage balancing algorithm is presented in Section 4.4. Then, the switching wave-
forms and the arrangement of NTV sequences of consecutive switching periods are
studied in Section 4.5. A nonlinearity compensation function reducing the effects
of dead-times and on-state semiconductor voltage drops is presented in Section 4.6.
Finally, the modulator program flow is reviewed in Section 4.7 and the conclusions
are drawn in Section 4.8.
4.2 Solution of vector projections
At the start of the modulator update routine, the reference vector ~u∗ is rotated to
the first sextant of the voltage hexagon to solve the vector projections needed in the
duty cycles computation. As shown in Appendix A, an arbitrary αβ plane vector
‖~x‖ejθ = xα + jxβ can be rotated 60◦ clockwise as follows
‖~x‖ej(θ−pi3 ) = 1
2
(xα +
√
3xβ) + j
1
2
(−
√
3xα + xβ) (4.1)
The rotation of ~u∗ to Sector 1 is implemented by repeating (4.1) until the following
constraints are fulfilled
u∗α ≥ 0 & u∗β ≥ 0 & u∗β ≤
√
3u∗α (4.2)
The original sector of ~u∗ can be determined from the number of the rotations applied.
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After the rotation, ~u∗ is normalised and transformed into gh coordinates to obtain
the projections m1 and m2 on the Sector 1 boundaries:[
m1
m2
]
=
1
1
3
uDC
[
1 − 1√
3
0 2√
3
] [
u∗α
u∗β
]
(4.3)
If m1 + m2 > 2, the reference extends outside the voltage hexagon and the SVL
method discussed in Section 2.3.5 is applied to scale it to the hexagon boundary.
The SVL method is implemented in the normalised gh coordinates as follows
m
′
1 = m1
2
m1 +m2
(4.4)
m
′
2 = m2
2
m1 +m2
(4.5)
where m
′
1 and m
′
2 denote the scaled components.
4.3 Duty cycles solution and switching sequence
generation
The modulation is based on the DPWM patterns reviewed in Section 2.3.2. The
patterns under study can be developed by using suitable combinations of the NTVs
illustrated in Figs. 4.1(a) and 4.1(b) which assume unbalanced capacitor voltages
(uC1 < uC2). Fig. 4.1(a) is obtained by omitting all the positive and Fig. 4.1(b) by
omitting all the negative short vectors. It can be seen that the both figures consist
of two type of main sector geometries when uC1 6= uC2. By taking advantage of the
main sector symmetries, the duty cycles of all the odd sectors can be solved using
the geometry of Sector 1. Also, the duty cycles of all the even sectors can be solved
using the geometry of Sector 2. As a result, four different main sector geometries
need to be considered to implement the modulator. Moreover, all the subsector
geometry variations shown in Figs. 4.1(a) and 4.1(b) need to be considered.
Fig. 4.2 highlights the geometric alternatives of Sector 1 and Sector 2. The duty
cycles of the NTV combinations can be solved using the theory reviewed in Section
2.3.4 and are summarised in Table 4.1 for Sector 1, and in Table 4.2 for Sector 2.
The tables also indicate how the location (subsector) of the reference is identified
using the normalised vector projections m1, m2, and m12, and the normalised short
vector lengths γp and γn. The duty cycles and switch combinations for Sector 3 and
Sector 5 are found by applying the switch combination transformations reviewed in
Appendix B on Table 4.1. Similarly, the duty cycles and switch combinations of
Sector 4 and Sector 6 are found by using the transformations on Table 4.2.
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(a)
(b)
Fig. 4.1: The effect of neutral-point voltage imbalance on the voltage vectors when
uC2 > uC1. Three-vector combinations obtained by using (a) only the negative short
vectors and (b) only the positive short vectors.
51
Chapter 4. Modulation algorithm
(a)
(b)
Fig. 4.2: Geometries of Sector 1 and Sector 2 when uC1 < uC2 and (a) only the negative
short vectors are used, (b) only the positive short vectors are used.
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Table 4.1: Duty cycles of the three-vector combinations in Sector 1
NTV combinations based on negative short vectors (Fig. 4.2(a))
Subsector Condition Duty cycles
1 m1 +m2 ≤ γn donn = m1γn doon = m2γn dooo = 1− donn − doon
2 1− m12γp − m2γn ≥ 0 donn = m12γp dpon = m2γn dpnn = 1− donn − dpon
4 m2 ≥ γn doon = m12γp dpon = m1γp dppn = 1− doon − dpon
3 Otherwise donn = 1− m2γn dpon = 1− m12γp doon = 1− donn − dpon
NTV combinations based on positive short vectors (Fig. 4.2(b))
Subsector Condition Duty cycles
1 m1 +m2 ≤ γp dpoo = m1γp dppo = m2γp dooo = 1− dpoo − dppo
2 m1 ≥ γn dpoo = m12γn dpon = m2γn dpnn = 1− dpoo − dpon
4 1− m12γn − m1γp ≥ 0 dppo = m12γn dpon = m1γp dppn = 1− dppo − dpon
3 Otherwise dppo = 1− m1γp dpon = 1− m12γn dpoo = 1− dppo − dpon
Table 4.2: Duty cycles of the three-vector combinations in Sector 2
NTV combinations based on negative short vectors (Fig. 4.2(a))
Subsector Condition Duty cycles
1 m1 +m2 ≤ γn dnon = m2γn doon = m1γn dooo = 1− dnon − doon
2 m1 ≥ γn doon = m12γp dopn = m2γp dppn = 1− doon − dopn
4 1− m12γn − m2γp ≥ 0 dnon = m12γp dopn = m1γn dnpn = 1− dnon − dopn
3 Otherwise dnon = 1− m1γn dopn = 1− m12γp doon = 1− dnon − dopn
NTV combinations based on positive short vectors (Fig. 4.2(b))
Subsector Condition Duty cycles
1 m1 +m2 ≤ γp dopo = m2γp dppo = m1γp dooo = 1− dopo − dppo
2 1− m12γp − m2γn ≥ 0 dppo = m12γn dopn = m2γp dppn = 1− dppo − dopn
4 m2 ≥ γn dopo = m12γn dopn = m1γn dppn = 1− dopo − dopn
3 Otherwise dppo = 1− m2γp dopn = 1− m12γn dpoo = 1− dppo − dopn
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4.4 Balancing of the DC bus capacitor voltages
The DC bus voltage balance is controlled using the redundant short vectors. The
balancing algorithm is implemented by changing between the DPWM patterns dis-
cussed in Section 2.3.2 so that the voltage difference between the capacitors is forced
towards zero. This way the capacitor voltages can be balanced on the average-basis,
but the low frequency neutral-point voltage oscillation cannot be fully suppressed
[133]. Furthermore, at high modulation ratios, the application times of the redun-
dant vectors become short, which deteriorates the control over the voltage balance.
The voltage balancing limits of the applied method have not been determined within
the scope of this thesis.
To implement the balancing control algorithm, the voltage hexagon is divided in six
60◦ regions that are centred on the short vectors, as illustrated in Fig. 4.3. The
selection between the redundant short vectors is made based on the capacitor voltage
difference, and the polarity of the DC bus midpoint current io resulting from the
applied short vectors. The short vector selection is updated every 30◦ which enables
to follow the DPWM patterns depicted in Fig. 2.7.
Fig. 4.3: The division of the voltage hexagon in six sectors centered on the short vectors.
The midpoint current is solved based on the applied switch combination and the
measured phase currents, as described in Table 4.3 (see also Table 2.2 in Section
2.2). The current polarity towards the rectifier is positive, which yields (4.6) where
k ∈ {a, b, c}. The sign of the capacitor voltage difference is defined in (4.7). The
selection between the positive and the negative short vectors is done based on the
criteria summarised in Table 4.4. In conclusion, the algorithm tends to equalize the
capacitor voltages by using the short vectors which drive the voltage error towards
zero.
sign(ik) =
{
1 if ik ≥ 0
−1 if ik < 0 (4.6)
sign(∆uC) =
{
1 if uC1 ≥ uC2
−1 if uC1 < uC2 (4.7)
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Table 4.3: DC bus midpoint current during the short vectors
Short vector io
~uonn, ~uopp +ia
~upoo, ~unoo −ia
~uoon, ~uoop −ic
~uppo, ~unno +ic
~unon, ~upop +ib
~uopo, ~uono −ib
Table 4.4: Summary of the voltage balancing strategy
Region IF TRUE use the negative short vector
ELSE use the positive short vector
1 sign(ia) = sign(∆uC)
2 sign(ic) 6= sign(∆uC)
3 sign(ib) = sign(∆uC)
4 sign(ia) 6= sign(∆uC)
5 sign(ic) = sign(∆uC)
6 sign(ib) 6= sign(∆uC)
4.5 Switching sequence arrangement
Discontinuous modulation results in two switched transitions per a switching period:
one turn-off-turn-on combination in two phase-legs and the third remains unswitched
[118, 147]. If the NTV combination remains unchanged, the switching frequency is
minimised when the modulator alternates between the direct and inverse vector se-
quences [118], let say, between ~u1 − ~u2 − ~u3 and ~u3 − ~u2 − ~u1. Additional switched
transitions may though occur when the NTV combination changes, for example,
because of the change of the subsector, or the applied DPWM patterns. Typically,
it is recommended to realise such transitions with minimum extra switchings to save
in switching losses [147, 185, 119]. This section focuses on the arrangement of con-
secutive NTV combinations and their effects on the voltage and current waveforms.
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Fig. 4.4: Simple equivalent circuit of the three-wire three-level converter.
4.5.1 Switching ripple analysis
The switching ripple waveforms are analysed using vector quantities, similarly as in
[186, 148], and the simplified circuit illustrated in Fig. 4.4. The following assump-
tions have been made for analysis purposes:
 The DC bus voltage is constant and uC1 = uC2.
 The rectifier is connected to a three-phase AC source with sinusoidal, sym-
metrical and balanced voltages.
 The impedances in the three phases are balanced and purely inductive.
 The sampling frequency is high enough to allow considering the AC source
voltages constants over a switching period Ts.
 Asymmetric regular sampling method is used.
Based on Fig. 4.4, the converter voltages with respect to ’N’ can be expressed with
(4.8), and they are subject to constraint uaN + ubN + ucN = 0, which yields the
zero-sequence component (4.9). The AC source is symmetrical and balanced and,
therefore, usaN + usbN + uscN = 0.
ukN(t) = ukn(t)− uNn(t) (4.8)
uNn(t) =
1
3
(uan(t) + ubn(t) + ucn(t)) (4.9)
When the voltages in (4.8) are transformed into αβ coordinates, the zero-sequence
component is cancelled out. Thus, the inductor current in the αβ coordinates is
~i(t) =
1
L
ˆ t
t0
(~us(t)− ~u(t))dt+~i(t0) (4.10)
Considering a switching period t ∈ [kTs, (k + 1)Ts], as follows, the pulse-width
modulated converter voltage can be separated into an average voltage component
and a pulsating harmonic voltage component
~u(t) =
1
Ts
ˆ (k+1)Ts
kTs
~u(t)dt+ (~u(t)− 1
Ts
ˆ (k+1)Ts
kTs
~u(t)dt) (4.11a)
= 〈~u〉+ (~u(t)− 〈~u〉) (4.11b)
= ~u∗ + (~u(t)− ~u∗) (4.11c)
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where 〈~u〉 denotes the average of ~u(t) over Ts, and is equal to ~u∗. Also the inductor
current can be split into a ripple-free component and a ripple component when
(4.11c) is substituted in (4.10):
~i(t) =
1
L
ˆ (k+1)Ts
kTs
(~us(t)− ~u∗)dt+ 1
L
ˆ (k+1)Ts
kTs
(~u∗ − ~u(t))dt+~i(kTs) (4.12)
Since the discontinuous SVM uses three voltage vectors during a switching period,
the behaviour of the ripple current component can be expressed as
~irip(t) =
1
L
ˆ (k+1)Ts
kTs
(~u∗ − ~u(t))dt (4.13a)
=
1
L
ˆ (k+1)Ts
kTs
~u∗dt− 1
L
(
ˆ kTs+T1
kTs
~u1dt+
ˆ kTs+T1+T2
kTs+T1
~u2dt+
ˆ (k+1)Ts
kTs+T1+T2
~u3dt)
(4.13b)
where T1, T2, and T3 are the duty times of the nearest three voltage vectors ~u1, ~u2,
and ~u3, respectively, and they fulfil T1 + T2 + T3 = Ts. When (4.13b) is normalised
with base current Ibase =
uDCTs√
3L
, and the integration variable is changed, the per unit
current ripple can be expressed as
~irip,pu(δ) =
ˆ 1
0
~mdδ −
ˆ d1
0
~sw1
√
3
2
dδ
−
ˆ d1+d2
d1
~sw2
√
3
2
dδ −
ˆ 1
d1+d2
~sw3
√
3
2
dδ (4.14)
where ~m is the normalised reference voltage1 and d1 to d3 are the duty cycles of the
switching vectors ~sw1 to ~sw3.
Fig. 4.5(a) illustrates the trajectory of ~m and the harmonic voltage vectors resulting
from the modulation of ~mA and ~mB during two adjacent switching periods. Let us
assume that the switching sequence during the first period is pon− poo− ppo, and
the switching sequence over 2Ts can be either (i) or (ii), as follows:
(i) pon− poo− ppo− onn− oon− pon
(ii) pon− poo− ppo− pon− oon− onn
The sequence (i) includes eight switched transitions. The sequence (ii) includes six
switched transitions and would minimise the switching frequency and losses.
Figs. 4.5(b) and 4.5(c) illustrate the per unit ripple current trajectories generated
by the sequences (i) and (ii), and calculated using (4.14). During 0 ≤ t ≤ Ts the
trajectories are defined by the triangles a− b− c− a and during Ts ≤ t ≤ 2Ts by the
1The normalised reference voltage ‖~m‖ equals the amplitude modulation ratio of SVM
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triangles d− e− f − d. The average ripple currents 〈~irip,pu〉1, 〈~irip,pu〉2, and 〈~irip,pu〉12
in Figs. 4.5(b) and 4.5(c) are defined as follows:
〈~irip,pu〉1 =
ˆ 1
0
~irip,pu(δ)dδ (4.15)
〈~irip,pu〉2 =
ˆ 2
1
~irip,pu(δ)dδ (4.16)
〈~irip,pu〉12 = 1
2
ˆ 2
0
~irip,pu(δ)dδ (4.17)
Based on Figs. 4.5(b) and 4.5(c), the sequences (i) and (ii) result in very different
average ripple current over the two switching periods. In Fig. 4.5(b), 〈~irip,pu〉12 is
approximately zero, which implies that the ripple waveform is symmetrical. In Fig.
4.5(c), on the contrary, 〈~irip,pu〉12 is nonzero because the PWM voltage waveform is
not symmetrical between the two switching periods. It has been shown in [187] that
discontinuities in the PWM voltage symmetry can cause grid current oscillations
when an LCL filter is used. To prevent increasing the grid current distortion, the
NTV combinations should be arranged and selected so that the waveform symmetry
is retained.
4.5.2 Arrangement of adjacent switching sequences
Fig. 4.5(a) shows that the subsectors 1, 2 and 4 of Sector 1 are defined by two
voltage vectors longer and one shorter than the voltage reference. The subsector 3
is defined by two vectors shorter and one longer than the reference. The subsectors of
Sector 2 to Sector 6 can be categorised in a similar manner. It can be deduced that,
when the NTV sequence realised during a switching period involves two switched
transitions, the applied vectors can appear in four different orders compared to the
length of ~u∗ [187]:
 Shorter-longer-longer (for example ~uonn − ~upnn − ~upon)
 Shorter-shorter-longer (for example ~uonn − ~uoon − ~upon)
 Longer-longer-shorter (for example ~upnn − ~upon − ~upoo)
 Longer-shorter-shorter (for example ~upon − ~upoo − ~uppo)
When the NTV combination remains unchanged during adjacent switching periods,
it should be alternated in direct and inverse orders to minimise the switched tran-
sitions and achieve 〈~irip,pu〉12 ≈ 0. The correct vector arrangement is achieved when
the sequences are arranged according to the voltage vector lengths. It can be said,
in terms of the voltage vector lengths, that if a switching period ends with a vector
shorter (longer) than ~u∗, also the next period should start with a shorter (longer)
vector. As a result, the given NTV combination is alternated in direct and inverse
orders.
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(a)
(b) (c)
Fig. 4.5: (a) Harmonic voltage vectors during the modulation of ~mA
and ~mB. (b) The ripple current trajectory during the sequence (i):
pon− poo− ppo− onn− oon− pon. (c) The ripple current trajectory during the
sequence (ii): pon− poo− ppo− pon− oon− onn.
It is proposed in [187] that, to retain the waveform symmetry, the same arrangement
criterion should be followed during the transitions between the subsectors and when
the modulated NTV combination changes. Let us consider Figs. 4.5(a)-4.5(c) from
the viewpoint of the proposed method. It is evident that the sequence (i) fulfils the
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arrangement criterion and yields 〈~irip,pu〉12 ≈ 0. On the other hand, the sequence (ii)
minimises the switched transitions but it does not fulfil the arrangement criterion.
As depicted in Fig. 4.5(c), the sequence (ii) generates an asymmetric ripple current
trajectory. More similar examples can be found in [187].
The effects of the proposed arrangement criterion are exemplified by calculating the
absolute value of 〈~irip,pu〉12 in a moving two-sample window at different modulation
indices for the DPWM0-DPWM3 patterns. In Figs. 4.6(a), 4.7(a), 4.8(a), and 4.9(a)
the NTV combinations are arranged so that the switched transitions are minimised.
Figs. 4.6(b), 4.7(b), 4.8(b), 4.9(b) are obtained by using the proposed switching
sequence arrangement criterion.
(a) (b)
Fig. 4.6: Absolute value of 〈~irip,pu〉12 for DPWM0 when (a) the switched transitions are
minimised, (b) the proposed method is used.
(a) (b)
Fig. 4.7: Absolute value of 〈~irip,pu〉12 for DPWM1 when (a) the switched transitions are
minimised, (b) the proposed method is used.
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(a) (b)
Fig. 4.8: Absolute value of 〈~irip,pu〉12 for DPWM2 when (a) the switched transitions are
minimised, (b) the proposed method is used.
(a) (b)
Fig. 4.9: Absolute value of 〈~irip,pu〉12 for DPWM3 when (a) the switched transitions are
minimised, (b) the proposed method is used.
The results indicate that, in the case of DPWM0 and DPWM2, the proposed method
clearly decreases the 〈~irip,pu〉12. Regarding the DPWM1 and DPWM3, 〈~irip,pu〉12 is
approximately zero elsewhere, but not during the transitions across the medium
vectors. The phenomenon is caused by the placement of two short vectors within the
NTV combinations, and their effect on the PWM waveforms. The value of 〈~irip,pu〉12
reaches its maximum when the duty time of the third vector goes to zero. An
additional arrangement criterion would be needed to solve the waveform problem. It
should consider the harmonic voltage vectors created by the short vectors, and their
placement within the sequence, when the transition across the medium vector occurs.
Its effect can be deduced by comparing Figs. 4.7(a) and 4.7(b). The described
criterion is not included in the implemented modulator and detailed investigation
of it should be conducted during the future research.
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The fact is that the proposed arrangement method causes additional switched tran-
sitions, which, however, can be avoided by slightly modifying the phase-leg dis-
continuity patterns. For example, in the case of DPWM1, a bus-to-bus switching
occurs in the b-phase if the vector sequence ~upon− ~upoo− ~uppo → ~uonn− ~uoon− ~upon
is realised while the reference transitions between the subsectors 3A and 3B of
Sector 1. Fig. 2.7 shows that in subsector 3A the DPWM1 clamps the a-phase
to the DC+ bus. In subsector 3B, it clamps the c-phase to the DC- bus. As a
result, the bus-to-bus transition is avoided if the a-phase clamping is continued
until the transition to c-phase clamping can be carried out through the sequence
~uppo−~upoo−~upon → ~upon−~uoon−~uonn. The modification causes only a one switching
period delay to the change of the clamped phase-leg. This type of modifications in
the DPWM patterns have not been implemented in this thesis. The improvements
should be studied during the future research.
4.6 Nonlinearity compensation algorithm
This section presents a method for the compensation of nonlinear voltage errors
caused by the switching delays and the threshold voltage losses across the on-state
power semiconductors. Firstly, the voltage errors are averaged over a switching
period and described in terms of ideal voltage vectors and variables called ’error
duty cycles’. After that, the error duty cycles are used to derive a closed-form
expression for the duty cycles which compensate the average voltage errors. Finally,
the solution of error voltage vectors and error duty cycles is described.
4.6.1 Compensation theory
Firstly, only the effects of the threshold voltage losses are considered. From here
on, the actual converter voltage vectors are denoted as ~u
′
1, ~u
′
2, and ~u
′
3. They can be
expressed as ideal vectors ~u1, ~u2, and ~u3 superimposed by the error vectors ~ue1, ~ue2,
and ~ue3. Consequently, the average converter voltage during a switching period Ts
can be expressed in the αβ coordinates as follows
〈~u〉 = d1~u′1 + d2~u
′
2 + d3~u
′
3 (4.18a)
= d1(~u1 + ~ue1) + d2(~u2 + ~ue2) + d3(~u3 + ~ue3) (4.18b)
= ~u∗ +
=~ue︷ ︸︸ ︷
d1~ue1 + d2~ue2 + d3~ue3 (4.18c)
where ~ue is the difference between 〈~u〉 and ~u∗, as depicted in Fig. 4.10.
Let us assume that the error ~ue does not shift 〈~u〉 to a different subsector compared
with ~u∗. The error vectors present in (4.18c) can be expressed as linear combinations
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Fig. 4.10: Ideal voltage vectors superimposed by the error voltage vectors caused by the
threshold voltage losses, and the resulting error ~ue in the average converter voltage 〈~u〉.
The figure assumes UF0,fwd = UF0,c and ia > 0, ib < 0, ic > 0.
of ~u1, ~u2, and ~u3, as follows
〈~u〉 = ~u∗ + d1
=~ue1︷ ︸︸ ︷
(de1,1~u1 + de1,2~u2 + de1,3~u3) +d2
=~ue2︷ ︸︸ ︷
(de2,1~u1 + de2,2~u2 + de2,3~u3)
+ d3
=~ue3︷ ︸︸ ︷
(de3,1~u1 + de3,2~u2 + de3,3~u3) (4.19)
where de1,i, de2,i, and de2,i with i ∈ {1, 2, 3} denote the error duty cycles. By sub-
stituting ~u∗ = d1~u1 + d2~u2 + d3~u3 in (4.19), the generated average voltage can be
expressed as
〈~u〉 =~u1(d1 + d1de1,1 + d2de2,1 + d3de3,1) + ~u2(d2 + d1de1,2 + d2de2,2 + d3de3,2)
+ ~u3(d3 + d1de1,3 + d2de2,3 + d3de3,3) (4.20)
To compensate the voltage error described in (4.19)-(4.20), a new set of duty cycles
d
′
1, d
′
2, and d
′
3 must be found which generate 〈~u〉 equal to ~u∗ so that the following
condition is satisfied:
〈~u〉 = ~u∗ (4.21)
⇔
d
′
1~u
′
1 + d
′
2~u
′
2 + d
′
3~u
′
3 = d1~u1 + d2~u2 + d3~u3 (4.22)
The left-hand-side of (4.22) is the average voltage equal to ~u∗ in terms of the actual
voltage vectors. The right-hand-side assumes ideal voltage vectors. When d1, d2, d3
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in (4.20) are replaced with d
′
1, d
′
2, d
′
3, it can be substituted to the left-hand-side of
(4.22) which, after rearranging of the terms, yields the compensated average voltage:
〈~u〉comp=~u∗−~ue︷ ︸︸ ︷
d
′
1~u1 + d
′
2~u2 + d
′
3~u3 =(d1 − (d
′
1de1,1 + d
′
2de2,1 + d
′
3de3,1))~u1
+ (d2 − (d′1de1,2 + d
′
2de2,2 + d
′
3de3,2))~u2
+ (d3 − (d′1de1,3 + d
′
2de2,3 + d
′
3de3,3))~u3 (4.23)
When the duty cycles of the respective voltage vectors on the both sides of (4.23)
are equated, the equation group (4.24) can be developed. The solution of (4.24)
yields (4.25), where d
′
1, d
′
2, and d
′
3 are the duty cycles that compensate the average
error caused by the semiconductor threshold voltage losses. In conclusion, the com-
putation of d
′
1, d
′
2, and d
′
3 requires the error duty cycles de1,i to de3,i. Their solution
is described in Sections 4.6.2-4.6.3.
d
′
1 = d1 − (d
′
1de1,1 + d
′
2de2,1 + d
′
3de3,1)
d
′
2 = d2 − (d
′
1de1,2 + d
′
2de2,2 + d
′
3de3,2)
d
′
3 = d3 − (d
′
1de1,3 + d
′
2de2,3 + d
′
3de3,3)
d
′
1 + d
′
2 + d
′
3 = 1
(4.24)

d
′
1 =
(de2,2 − de3,2 + 1) (d1 − de3,1) + (de2,1 − de3,1) (de3,2 − d2)
(de1,1 − de3,1 + 1) (de2,2 − de3,2 + 1)− (de2,1 − de3,1) (de1,2 − de3,2)
d
′
2 =
(de1,1 − de3,1 + 1) (de3,2 − d2) + (d1 − de3,1) (de1,2 − de3,2)
(de2,1 − de3,1) (de1,2 − de3,2)− (de1,1 − de3,1 + 1) (de2,2 − de3,2 + 1)
d
′
3 = 1− d
′
1 − d
′
2
(4.25)
Next, the semiconductor voltage losses are neglected and only the voltage errors
caused by the blanking times are considered. The average voltage during a switching
period can be expressed as
〈~u〉 = ~u∗ + ~ue1,dt + ~ue2,dt + ~ue3,dt (4.26)
where ~ue1,dt denotes the voltage error caused by the delay in the transition from
the last vector of the previous switching period to the first vector of the current
switching period. The voltage errors ~ue2,dt and ~ue3,dt are caused by the transitions
~u1 → ~u2 and ~u2 → ~u3, respectively.
The error voltages ~ue1,dt, ~ue2,dt, ~ue3,dt in (4.26) are assumed independent of the
duty cycles d1, d2, and d3. The constraint is satisfied if the duty times of two
adjacent vectors are longer than the switching delay between them. In that case,
the cumulative error ~udt can be expressed as the sum of ~u1, ~u2, and ~u3 weighted by
the error duty cycles ddt1, ddt2, and ddt3
〈~u〉 = ~u∗ +
=~udt=~ue1,dt+~ue2,dt+~ue3,dt︷ ︸︸ ︷
ddt1~u1 + ddt2~u2 + ddt3~u3 (4.27a)
= ~u1(d1 + ddt1) + ~u2(d2 + ddt2) + ~u3(d3 + ddt3) (4.27b)
64
Chapter 4. Modulation algorithm
where the error duty cycles are subject to ddt1+ddt2+ddt3 = 0, because d1+d2+d3 =
1. As a result, (4.27b) shows that the blanking times can be compensated by
subtracting ddt1, ddt2, ddt3 from d1, d2, and d3, respectively:
〈~u〉comp = ~u∗ = ~u1(d1 − ddt1) + ~u2(d2 − ddt2) + ~u3(d3 − ddt3) (4.28)
Finally, (4.25) and (4.28) are combined to compensate the average voltage errors
caused by the both phenomena. The compensation of the semiconductor voltage
losses, described in (4.25), is performed first. Then, the obtained duty cycles are
substituted in (4.28), which compensates the error caused by the switching delays.
The resulting duty cycles are subject to d
′
1 ≥ 0, d′2 ≥ 0, d′3 ≥ 0, and d′1 +d′2 +d′3 = 1.
If the constraints are not fulfilled, the voltage errors cannot be fully compensated.
4.6.2 Estimation of the error voltage vectors
The information on phase current polarities is required to approximate the average
error voltages caused by the blanking times and the semiconductor voltage losses.
At low output currents, or during the zero crossings of the fundamental frequency
current, the phase current polarity can change multiple times during a switching
period because of the switching ripple current. In that case, the ripple current
waveform can be approximated to estimate the error voltages.
Because of the sample-and-hold operation of the control, the voltage reference
computed during [kTs, (k + 1)Ts] is realised by the modulator during the inter-
val [(k + 1)Ts, (k + 2)Ts]. To predict the converter currents in the beginning of
interval [(k + 1)Ts, (k + 2)Ts], the currents sampled at t = kTs are extrapolated
assuming linear behaviour. After that, the inductor current at the instants t0 = 0,
t1 = T1, t2 = T1 + T2, and t3 = T1 + T2 + T3 can be estimated as follows
~i(t0) =~i(kTs) + (~i(kTs)−~i((k − 1)Ts)) (4.29)
~i(t1) =~i(t0) +
1
L1
T1(~u
∗ − ~u1) (4.30)
~i(t2) =~i(t1) +
1
L1
T2(~u
∗ − ~u2) (4.31)
~i(t3) =~i(t2) +
1
L1
T3(~u
∗ − ~u3) (4.32)
where L1 is the inductance of the converter-side filter inductor and T1, T2, and T3
are the duty times of the NTVs. The voltages on the source-side of the inductors
have been assumed approximately constants over a sample period Ts.
The zero-crossing instants of the phase currents during Ts are needed to estimate
the threshold voltage losses. Constant di
dt
is assumed between the intervals t0...t1,
t1...t2, and t2...t3. The zero-crossing instant between [ti−1, ti], i ∈ {1, 2, 3} can be
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solved as follows
i(ti−1) +
i(ti)− i(ti−1)
Ti
tzc,i = 0 (4.33)
⇒
tzc,i =
−i(ti−1)Ti
i(ti)− i(ti−1) (4.34)
where i(ti−1) and i(ti) denote the phase current at ti−1 and ti, respectively. When
(4.34) is normalised with Ti and limited between tzc,i/Ti = [0, 1], the average phase-
voltage error during [ti−1, ti] is
〈ue〉i = dzc,iue(ti−1) + (1− dzc,i)ue(ti) (4.35)
where dzc,i denotes the duty ratio and ue(ti−1) and ue(ti) are the threshold voltage
losses occurring at ti−1 and ti, respectively. Voltage losses ue(ti−1) and ue(ti) can
be determined from Table 2.5 based on the current polarity and the applied switch
combination. After the phase voltage errors during the application of the NTVs are
solved, the error voltage vectors ~ue1, ~ue2, and ~ue3 can be calculated.
The average voltage error caused by the blanking times can be estimated using
Table 2.4. The phase current polarities at the switching instants can be solved from
(4.29)-(4.32) and the switched transitions occurring during the sample period can
be deduced from the applied NTV sequence. After that, the error voltage vectors
~ue1,dt, ~ue2,dt, and ~ue3,dt can be solved.
4.6.3 Solution of the error duty cycles
The duty cycles of the error voltage vectors can be solved by applying the theory
studied in Section 4.3. Fig. 4.11 depicts the reference ~u∗ which is superimposed by
an arbitrary error ~ue. When the projections of error (~u
∗ + ~ue)− ~u∗ on the Sector 1
boundaries are normalised with base voltage 1
3
uDC, they can be expressed as
∆m1 = m1e −m1 (4.36)
∆m2 = m2e −m2 (4.37)
∆m12 = (2−m1e −m2e)− (2−m1 −m2)
= m12e −m12 = −∆m1 −∆m2 (4.38)
wherem1e, m2e, andm12e denote the projections of ~u
∗+~ue, and ∆m1+∆m2+∆m12 =
0.
The error vector ~ue can be presented as a vector sum of the NTVs if both (~u
∗ + ~ue)
and ~u∗ are expressed in line with (2.12b). In fact, the difference ~ue = (~u∗+ ~ue)− ~u∗
can be expressed as
~ue =
(
−‖∆~p1‖‖~l1‖
− ‖∆~p2‖‖~l2‖
)
~u1 +
‖∆~p2‖
‖~l2‖
~u2 +
‖∆~p1‖
‖~l1‖
~u3 (4.39a)
= de1~u1 + de2~u2 + de3~u3 (4.39b)
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Fig. 4.11: Error vector projections ∆m1, ∆m2, and ∆m12.
where the projection lengths ‖∆~p1‖ and ‖∆~p2‖ can be described using ∆m1, ∆m2,
and ∆m12. Consequently, in Sector 1 and Sector 2, the duty cycles of the error
voltage vectors can be solved by following the theory presented in Section 4.3, and
as summarised in Tables 4.5 and 4.6. In Sector 3 and Sector 5, the duty cycles of
the error vectors are found by using the transformations reviewed in Appendix B
on Table 4.5. In a similar manner, in Sector 4 and Sector 6, the error vector duty
cycles can be solved by using the transformations of Appendix B on Table 4.6.
The relative alignment of ~ue with respect to ~u
∗ must be maintained during the error
duty cycles calculation to prevent incorrect compensation. In this thesis, ∆m1 and
∆m2 are solved by rotating ~ue to Sector 1, as described in Section 4.2. Before
the solution of ∆m12 and the error duty cycles, the projections ∆m1 and ∆m2 are
transformed (m−n)60◦ counter-clockwise, where m denotes the original sector of ~ue
and n denotes the original sector of ~u∗. As a result, the relative alignment between
~ue and ~u
∗ remains unchanged. The transformation of ∆m1 and ∆m2 between the
sectors can be implemented by using the methods reviewed in Appendix A.
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Table 4.5: Error duty cycles solution in Sector 1
NTV combinations based on negative short vectors
Subsector Error duty cycles
1 de,onn =
∆m1
γn
de,oon =
∆m2
γn
de,ooo = −de,onn − de,oon
2 de,onn =
∆m12
γp
de,pon =
∆m2
γn
de,pnn = −de,onn − de,pon
3 de,onn =
−∆m2
γn
de,pon =
−∆m12
γp
de,oon = −de,onn − de,pon
4 de,oon =
∆m12
γp
de,pon =
∆m1
γp
de,ppn = −de,oon − de,pon
NTV combinations based on positive short vectors
Subsector Error duty cycles
1 de,poo =
∆m1
γp
de,ppo =
∆m2
γp
de,ooo = −de,poo − de,ppo
2 de,poo =
∆m12
γn
de,pon =
∆m2
γn
de,pnn = −de,poo − de,pon
3 de,ppo =
−∆m1
γp
de,pon =
−∆m12
γn
de,poo = −de,ppo − de,pon
4 de,ppo =
∆m12
γn
de,pon =
∆m1
γp
de,ppn = −de,ppo − de,pon
Table 4.6: Error duty cycles solution in Sector 2
NTV combinations based on negative short vectors
Subsector Error duty cycles
1 de,non =
∆m2
γn
de,oon =
∆m1
γn
de,ooo = −de,non − de,oon
2 de,oon =
∆m12
γp
de,opn =
∆m2
γp
de,ppn = −de,oon − de,opn
3 de,non =
−∆m1
γn
de,opn =
−∆m12
γp
de,oon = −de,non − de,opn
4 de,non =
∆m12
γp
de,opn =
∆m1
γn
de,npn = −de,non − de,opn
NTV combinations based on positive short vectors
Subsector Error duty cycles
1 de,opo =
∆m2
γp
de,ppo =
∆m1
γp
de,ooo = −de,opo − de,ppo
2 de,ppo =
∆m12
γn
de,opn =
∆m2
γp
de,pnn = −de,ppo − de,opn
3 de,ppo =
−∆m2
γp
de,opn =
−∆m12
γn
de,poo = −de,ppo − de,opn
4 de,opo =
∆m12
γn
de,opn =
∆m1
γn
de,ppn = −de,opo − de,opn
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4.7 Modulator program flow
Fig. 4.12 summarises the program flow of the modulation algorithm and the execu-
tion order of the modulator functions. The modulation algorithm is implemented on
a microcontroller and is verified in a small-scale three-level STATCOM prototype.
The experimental setup is described and the test results are provided in Chapter 6.
Fig. 4.12: Flowchart of the modulation algorithm.
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4.8 Conclusions
This chapter presented the functions and the program flow of the implemented
discontinuous space-vector modulation algorithm. Firstly, the solution of vector
projections and duty cycles was presented. After that, the capacitor voltage balanc-
ing algorithm was described. It changes between the different DPWM patterns so
that the voltage difference is driven towards zero. The balancing algorithm can not
fully suppress the neutral-point voltage variation. However, the effect of capacitor
voltage imbalance on the output voltage is compensated by the duty cycles solution
algorithm. As a result, the modulator generates correct output voltages despite
neutral-point oscillations.
Various scientific publications underline that the number of switched transitions
should be minimised when moving from a switching period to the next. It was
revealed that such operation generates discontinuities in the switching waveform
symmetry which may deteriorate the grid current waveform, especially when an
LCL filter is used. An arrangement method was proposed to decrease the waveform
asymmetry, and its effect was studied. It was shown that the proposed method
improves the waveform symmetry, but was not optimal. Possible improvements
were proposed and further research is needed to optimise the switching sequence
arrangement criteria.
A new algorithm was proposed for the compensation of the average voltage error
caused by the blanking times and threshold voltage losses of the power semicon-
ductors. A challenge of the compensation is the accuracy of phase current polarity
detection. In the recent publications [131] and [132] the polarities are determined
from the sampled currents at the start of each switching period. The solution is not
optimal if the current ripple is large compared to the fundamental wave, because the
polarity can change during the switching period and lead to over or undercompensa-
tion. In this thesis, the phase current polarities were determined by approximating
the ripple current waveform, as described in Section 4.6.2.
Another problem may occur near the subsector boundaries. If the voltage error to
be compensated is large, it may not be fully cancelled by manipulating the duty
cycles of the given NTV combination, which is selected based on the location of the
reference before the voltage error magnitude is known. Iteration could be used to
find another NTV combination that enables full compensation, but is not desired
because of the computational burden. An alternative solution could be to predict the
error and use it to select an NTV combination that enables full error compensation.
The prediction could be developed by assuming that the current polarities remain
unchanged, the switching sequence of the previous switching period is executed
in the opposite direction during the current one, and the semiconductor voltage
losses remain unchanged. In conclusion, the issues with compensation accuracy
need further research.
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Grid current control
5.1 Introduction
This chapter studies the characteristics of two grid current control strategies. The
analyses are based on the average models presented in Chapter 3. The models are
discretised and the closed-loop current control law, as well as the control compu-
tation delay, are included. The following assumptions and limitations apply to the
analyses:
 The maximum frequency of the average models is half the control sampling
frequency
 The losses of the rectifier bridge and the DC bus are omitted
 The modulation index is within the linear region
 The DC capacitor voltages are maintained in balance by the control
 The dynamics of DC bus voltage and the interaction between the AC and DC
circuits is not considered
The outline of the chapter is following. In Section 5.2, the discrete-time model of
the closed-loop current control is developed. Then the characteristics of the current
controllers are studied in Section 5.3 and Section 5.4. The Smith predictor is derived
and included in the current controllers in Section 5.5, and its effect is investigated.
The effect of grid impedance on the current controllers’ stability is revealed in Section
5.6. The conclusions are drawn in Section 5.7.
5.2 Discrete-time models
This section describes the development of discrete-time models of the closed-loop
current control. The continuous-time models presented in Chapter 3 can be ex-
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pressed as
x˙(t) = Ax(t) + Bu(t) + Ew(t) (5.1)
y(t) = Cx(t) + Du(t) + Hw(t) (5.2)
u(t) =
[
u1d u1q
]T
(5.3)
w(t) =
[
ugd ugq
]T
(5.4)
where E and H are the coefficient matrices of the stiff grid voltage which is considered
as the disturbance w(t).
Let us assume that the modulator generates average rectifier voltages equal to the
references during each switching period Ts. Then the continuous-time model can be
discretised using the zero-order hold method [188], which yields
x(k + 1) = Φx(k) + Γuu(k) + Γww(k) (5.5)
y(k) = Cx(k) + Du(k) + Hw(k) (5.6)
Φ = eATs (5.7)
Γu =
(ˆ Ts
0
eAτ dτ
)
B (5.8)
Γw =
(ˆ Ts
0
eAτ dτ
)
E (5.9)
The control delay is modelled by introducing a new state variable u(k − 1) for the
delayed modulator input (voltage reference) [184]. As a result, the state equation
can be expressed as[
x(k + 1)
u(k)
]
=
[
Φ Γu
0 0
] [
x(k)
u(k − 1)
]
+
[
0
I
]
u(k) +
[
Γw
0
]
w(k) (5.10)
y(k) =
[
C D
] [ x(k)
u(k − 1)
]
+
[
0
]
u(k) +
[
H
]
w(k) (5.11)
The closed-loop control law is included in (5.10) as a linear combination of the state
variables and the disturbances[
x(k + 1)
u(k)
]
=
[
Φ Γu
Lx Lu
] [
x(k)
u(k − 1)
]
+
[
Γw 0
Lw Lr
] [
w(k)
r(k)
]
(5.12)
y(k) =
[
C D
] [ x(k)
u(k − 1)
]
+
[
H 0
] [w(k)
r(k)
]
(5.13)
where r(k) is the current reference and Lx, Lu, Lw, and Lr contain the control
coefficients. Fig. 5.1 illustrates the block scheme of the closed-loop current control
based on (5.12).
In this study, the rectifier current i1(k) =
[
i1d i1q
]T
and the grid voltage u2(k) =[
u2d u2q
]T
at the coupling point are measured for current control purposes. They
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Fig. 5.1: General block scheme of the closed-loop current control.
are not found as state variables in all average models presented in Chapter 3 but
can be solved as follows[
i1(k)
u2(k)
]
=
[
Ki1−x Ki1−u
Ku2−x Ku2−u
] [
x(k)
u(k − 1)
]
+
[
Ki1−w
Ku2−w
]
w(k) (5.14)
where Ki1−x, Ki1−u, Ki1−w and Ku2−x, Ku2−u, Ku2−w are developed from (3.48),
(3.63), (3.70), and (3.72) depending on the analysed model. If the model assumes
an ideal grid, Ku2−x = Ku2−u = 0 and Ku2−w = I, which yields w(k) = u2(k).
When i1(k) is a state variable, Ki1−u = Ki1−w = 0, and Ki1−x is defined as required.
As a result, the coefficient matrices in (5.12) can be re-expressed as follows
Lx = Li1Ki1−x + Lu2Ku2−x (5.15)
Lu = Lu1 + Li1Ki1−u + Lu2Ku2−u (5.16)
Lw = Li1Ki1−w + Lu2Ku2−w (5.17)
where Li1, Lu1, and Lu2 include the control coefficients of~i1(k), ~u
∗
1(k−1), and ~u2(k),
respectively. Fig. 5.2 illustrates the block scheme of the particular closed-loop model
under study, including the effect of (5.15)-(5.17).
Fig. 5.2: Block scheme of the particular model of the closed-loop current control.
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5.3 Synchronous reference frame PI current con-
trol
5.3.1 Closed-loop model
In this section, the closed-loop model is developed for the PI current control strategy.
Based on the block scheme depicted in Fig. 2.14, the rectifier voltage references can
be expressed as
u∗1d(k) = u2d(k)− (yPId(k)− ωrLtoti1q(k)) (5.18)
u∗1q(k) = u2q(k)− (yPIq(k) + ωrLtoti1d(k)) (5.19)
The discrete-time PI controller outputs1 are
yPI(k) = Kp(1 +KiTs)ePI(k) + yPI(k − 1)−KpePI(k − 1) (5.20)
where ePI(k) is the error between the reference and the feedback, Ts is the sample
time, Kp is the proportional gain, and Ki is the inverse of the integration time.
When (5.20) is substituted in (5.18) and (5.19), the control law can be written as
follows [
u∗1d(k)
u∗1q(k)
]
=Li1
[
i1d(k)
i1q(k)
]
+ LePI
[
ePId(k − 1)
ePIq(k − 1)
]
+ LyPI
[
yPId(k − 1)
yPIq(k − 1)
]
+ Lu2
[
u2d(k)
u2q(k)
]
+ Lr
[
i∗1d(k)
i∗1q(k)
]
(5.21)
where the coefficient matrices are
Li1 =
[
Kp(1 +KiTs) ωrLtot
−ωrLtot Kp(1 +KiTs)
]
,LePI =
[
Kp 0
0 Kp
]
,LyPI =
[−1 0
0 −1
]
Lu2 =
[
1 0
0 1
]
,Lr =
[−Kp(1 +KiTs) 0
0 −Kp(1 +KiTs)
]
Furthermore, the PI controllers are defined as follows:
[
ePId(k)
ePIq(k)
]
=
=Mi1︷ ︸︸ ︷[−1 0
0 −1
] [
i1d(k)
i1q(k)
]
+
=Mr︷ ︸︸ ︷[
1 0
0 1
] [
i∗1d(k)
i∗1q(k)
]
(5.22)
[
yPId(k)
yPIq(k)
]
=
=Lr︷︸︸︷
Ni1
[
i1d(k)
i1q(k)
]
+
=−LePI︷︸︸︷
NePI
[
ePId(k − 1)
ePIq(k − 1)
]
+
=NyPI︷ ︸︸ ︷[
1 0
0 1
] [
yPId(k − 1)
yPIq(k − 1)
]
+
=−Lr︷︸︸︷
Nr
[
i∗1d(k)
i∗1q(k)
]
(5.23)
1In this study, standard form PI controllers GPI(s) = Kp
(
1 + 1Ti
1
s
)
are used. The controllers
are discretised using the Backward Euler method: s ≈ z−1Tsz .
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The discrete-time closed-loop model is obtained by substituting (5.21)-(5.23) in
(5.12)-(5.13), which yields
x(k + 1)
u(k)
ePI(k)
yPI(k)
 =

Φ Γu 0 0
Lx Lu LePI LyPI
Mx Mu 0 0
Nx Nu NePI NyPI


x(k)
u(k − 1)
ePI(k − 1)
yPI(k − 1)
+

Γw 0
Lw Lr
Mw Mr
Nw Nr
[w(k)r(k)
]
(5.24)
u(k) =
[
u∗1d(k) u
∗
1q(k)
]T
(5.25)
ePI(k) =
[
ePId(k) ePIq(k)
]T
(5.26)
yPI(k) =
[
yPId(k) yPIq(k)
]T
(5.27)
w(k) =
[
ugd(k) ugq(k)
]T
(5.28)
r(k) =
[
i∗1d(k) i
∗
1q(k)
]T
(5.29)
The coefficient matrices are developed in line with (5.15)-(5.17) and can be expressed
as
Lx = Li1Ki1−x + Lu2Ku2−x (5.30)
Lu =
=0︷︸︸︷
Lu1 +Li1Ki1−u + Lu2Ku2−u (5.31)
Lw = Li1Ki1−w + Lu2Ku2−w (5.32)
Mx = Mi1Ki1−x +
=0︷︸︸︷
Mu2 Ku2−x (5.33)
Mu =
=0︷︸︸︷
Mu1 +Mi1Ki1−u +
=0︷︸︸︷
Mu2 Ku2−u (5.34)
Mw = Mi1Ki1−w +
=0︷︸︸︷
Mu2 Ku2−w (5.35)
Nx = Ni1Ki1−x +
=0︷︸︸︷
Nu2 Ku2−x (5.36)
Nu =
=0︷︸︸︷
Nu1 +Ni1Ki1−u +
=0︷︸︸︷
Nu2 Ku2−u (5.37)
Nw = Ni1Ki1−w +
=0︷︸︸︷
Nu2 Ku2−w (5.38)
5.3.2 Stability and dynamic behaviour
The closed current control loop is studied using two system models. In the case of
RL model, the filter inductors are modelled with RL series elements, as described
in Section 3.2. In the case of Foster model, the filter inductors are modelled with
third-order Foster equivalent circuits, as described in Section 3.3. The both models
assume an ideal three-phase grid.
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Fig. 5.3 illustrates the loci of the closed-loop poles when the proportional gains
of the controllers are varied. The cross-coupling compensation is parametrised as-
suming nominal filter inductances, the integral gain is Ki = 40, and Ts = 1/3600 s.
In Fig. 5.3(a), the resonant poles are close to the unit circle and, therefore, os-
cillatory responses can be expected. The damping of the resonant poles is higher
in Fig. 5.3(b) because the resistances of the inductors’ Foster equivalent circuits
increase with frequency. The proportional gains Kp = 3.25 are selected for further
investigation. The resulting pole locations are indicated with ×’s in Fig. 5.3.
(a) (b)
Fig. 5.3: Loci of the closed-loop poles when Kp ∈ [0.72, 7.2]. (a) RL model, (b) Foster
model.
Fig. 5.4(a) depicts the responses I1d(e
jωTs)/I∗1d(e
jωTs) and I1d(e
jωTs)/I∗1q(e
jωTs) with
the RL model. The magnitude responses peak at the LCL filter resonance. The
control bandwidth read from the -3 dB point is approximately 155 Hz. The Foster
model responses are shown in Fig. 5.4(b). The resistances of the filter inductors
increase with frequency and they provide more damping at the LCL filter resonance.
The control bandwidth is approximately 160 Hz.
Fig. 5.5 presents the admittances I2d(e
jωTs)/U2d(e
jωTs) and I2d(e
jωTs)/U2q(e
jωTs). The
responses of the RL model peak around 700-900 Hz. Therefore, the voltage har-
monics matching that frequency range would cause grid current oscillations. The
magnitudes |I2d(ejωTs)/U2d(ejωTs)|dB of the both models reach -20 dB near 300 Hz
which corresponds to the 5th and the 7th harmonics in the synchronous reference
frame. As a result, the control can not generate purely sinusoidal currents if the
grid voltage contains low order harmonics.
Finally, the step-change responses of the q-axis current are simulated using Simulink
and SimPowerSystems toolbox. The average closed-loop model is simulated in paral-
lel with the instantaneous STATCOM model described in Appendix D. Figs. 5.6(a)
and 5.6(b) present the step responses of the RL model. The LCL filter resonance
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Fig. 5.4: (a) Responses of the RL model: I1d(ejωTs )/I∗1d(e
jωTs ) (solid line), I1d(ejωTs )/I∗1q(ejωTs )
(dotted line). (b) Responses of the Foster model: I1d(ejωTs )/I∗1d(e
jωTs ) (solid line),
I1d(e
jωTs )/I∗1q(ejωTs ) (dotted line).
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Fig. 5.5: (a) Responses of the RL model: I2d(ejωTs )/U2d(ejωTs ) (solid line), I2d(e
jωTs )/U2q(ejωTs )
(dotted line). (b) Responses of the Foster model: I2d(ejωTs )/U2d(ejωTs ) (solid line),
I2d(e
jωTs )/U2q(ejωTs ) (dotted line).
causes oscillations as deduced based on the frequency responses. Figs. 5.6(c) and
5.6(d) show that the responses of the Foster model are more damped which is caused
by the resistive characteristics of the third-order Foster models. The responses of
the analytical models and the instantaneous model match with a good accuracy.
Based on the results, if the control analysis was fully based on the RL model, the
experimental STATCOM may show more stable behaviour than expected. In Fig.
5.6(c), the sampled rectifier currents in the Simulink simulation oscillate at half
the sampling frequency. The sampling instants do not match with the exact zero-
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Fig. 5.6: Simulated q-axis current step responses. Gray solid line: response of the average
model, Black solid line: response of the Simulink model, Dashed line: i∗1q. (a) Rectifier
current and (b) grid current when the inductors are modelled with series RL elements.
(c) Rectifier current and (d) grid current when the inductors are modelled with Foster
equivalent circuits.
crossings of the ripple current waveform and, therefore, a portion of the switching
ripple is included in the sampled current.
5.4 Predictive vector current control
The block scheme of the studied predictive vector current controller is depicted in
Fig. 5.7, where ZL1 = R1 + jωrL1, ZL2 = R2 + jωrL2, ZL3 = R3 + jωrL3, and
ZC3 = 1/jωrC3. Similarly as in [189], the controller has a cascade structure and a
PI controller is included in the outermost loop to compensate the steady-state grid
current error. Only the grid voltages and the rectifier currents are measured. The
remaining unknown state variables are estimated to prevent increasing the number
of required sensor hardware.
The controller is derived by approximating the differential circuit equations of the
LCL filter circuit by using the Forward Euler method
x˙(t) ≈ x(t+ Ts)− x(t)
Ts
(5.39)
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Fig. 5.7: Block scheme of the predictive vector current controller.
For sake of simplicity, the damping resistors Rd are neglected, because their effect
below the LCL filter resonance and within the control bandwidth is small. Hence,
it is assumed that i31k ≈ i3k. When the Forward Euler method is applied to (3.6)-
(3.10), the following difference equations are obtained:
~u2(k)− ~u3(k) =L2
Ts
(
~i2(k + 1)−~i2(k)
)
+ (R2 + jωrL2)~i2(k) (5.40)
~u3(k)− ~uC3(k) =L3
Ts
(
~i3(k + 1)−~i3(k)
)
+ (R3 +RC + jωrL3)~i3(k) (5.41)
~i3(k) =
C3
Ts
(~uC3(k + 1)− ~uC3(k)) + jωrC3~uC3(k) (5.42)
~u3(k)− ~u1(k) =L1
Ts
(
~i1(k + 1)−~i1(k)
)
+ (R1 + jωrL1)~i1(k) (5.43)
~u3(k) =c
(
L3
L1
R1 −RC −R3
)
~i1(k) + c
(
RC +R3 − L3
L2
R2
)
~i2(k)
+ c~uC3(k) + c
L3
L1
~u1(k) + c
L3
L2
~u2(k) (5.44)
c =
L1L2
L1L2 + L2L3 + L1L3
(5.45)
Next, the voltages and the currents of sampling instant t = (k+ 1)Ts are considered
as references. The grid current error ~i∗2(k) −~i2(k) is compensated with standard
form PI controllers that are discretised using the Backward Euler method. As a
result, the following equations are obtained
~yPI(k) = Kp1(1 +KiTs)
=~ePI(k)︷ ︸︸ ︷(
~i∗2(k)−~i2(k)
)
+~yPI(k − 1)−Kp1~ePI(k − 1) (5.46)
~u∗3(k) = ~u2(k)− (R2 + jωrL2)~i2(k)− ~yPI(k) (5.47)
~u∗C3(k) = ~u
∗
3(k)−Kp2
(
~i∗3(k)−~i3(k)
)
+ (R3 +RC + jωrL3)~i3(k) (5.48)
~i∗3(k) = Kp3 (~u
∗
C3(k)− ~uC3(k)) + jωrC3~uC3(k) (5.49)
~u∗1(k) = ~u3(k)−Kp4
(
~i∗1(k)−~i1(k)
)
− (R1 + jωrL1)~i1(k) (5.50)
where the proportional gains Kp1, Kp2, Kp3, and Kp4 are defined as follows
Kp1 = Ki2
L2
Ts
, Kp2 = Ki3
L3
Ts
, Kp3 = KuC3
C3
Ts
, Kp4 = Ki1
L1
Ts
(5.51)
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where Ki2, Ki3, KuC3, and Ki1 are the tuning coefficients.
Finally, the voltage reference ~u∗1(k) can be solved by combining (5.46)-(5.50). The
current reference present in (5.50) can be solved by taking into account that~i3(k) =
~i2(k) −~i1(k). Furthermore, the voltage ~u3(k) present in (5.50) can be solved from
(5.44) by substituting ~u1(k) = ~u
∗
1(k − 1). The voltage reference ~u∗1(k) can be ex-
pressed as
~u∗1(k) =
=Li1︷ ︸︸ ︷[
Kp4 −R1 − c(RC +R3 − L3
L1
R1)− jωrL1
]
~i1(k) (5.52)
+
=Li2︷ ︸︸ ︷[
c(RC +R3 − L3
L2
R2)− Kp3Kp4
Kp2Kp3 + 1
(R2 −Kp1(1 +KiTs) + jωrL2)
]
~i2(k)
+
=Li3︷ ︸︸ ︷[
Kp3Kp4
Kp2Kp3 + 1
(Kp2 −RC −R3 − jωrL3)
]
~i3(k)
+
=LuC3︷ ︸︸ ︷[
c+
Kp3Kp4
Kp2Kp3 + 1
(−1 + jωr C3
Kp3
)
]
~uC3(k) +
=Lu1︷ ︸︸ ︷[
c
L3
L1
]
~u∗1(k − 1)
+
=LePI︷ ︸︸ ︷[
Kp3Kp4
Kp2Kp3 + 1
Kp1
]
~ePI(k − 1) +
=LyPI︷ ︸︸ ︷[ −Kp3Kp4
Kp2Kp3 + 1
]
~yPI(k − 1)
+
=Lu2︷ ︸︸ ︷[
Kp3Kp4
Kp2Kp3 + 1
+ c
L3
L2
]
~u2(k) +
=Lr︷ ︸︸ ︷[
− Kp3Kp4
Kp2Kp3 + 1
Kp1(1 +KiTs)−Kp4
]
~i∗2(k)
To develop the closed-loop model, the control law (5.52) is separated into d and q
axis components and expressed in the following form
[
u∗1d(k)
u∗1q(k)
]
=Li1
[
i1d(k)
i1q(k)
]
+ Li2
[
i2d(k)
i2q(k)
]
+ Li3
[
i3d(k)
i3q(k)
]
+ LuC3
[
uC3d(k)
uC3q(k)
]
+ Lu1
[
u∗1d(k − 1)
u∗1q(k − 1)
]
+ LePI
[
ePId(k − 1)
ePIq(k − 1)
]
+ LyPI
[
yPId(k − 1)
yPIq(k − 1)
]
+ Lu2
[
u2d(k)
u2q(k)
]
+ Lr
[
i∗2d(k)
i∗2q(k)
]
(5.53)
where Li1, Li2, Li3, LuC3, Lu1, LePI, LyPI, Lu2, and Lr denote the control coefficient
matrices. For example, Li1 is defined as follows:
Li1 =
[
Re{Li1} − Im{Li1}
Im{Li1} Re{Li1}
]
(5.54)
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Furthermore, the PI controllers are defined as follows:
[
ePId(k)
ePIq(k)
]
=
=Mi2︷ ︸︸ ︷[−1 0
0 −1
] [
i2d(k)
i2q(k)
]
+
=Mr︷ ︸︸ ︷[
1 0
0 1
] [
i∗2d(k)
i∗2q(k)
]
(5.55)
[
yPId(k)
yPIq(k)
]
=
=Ni2︷ ︸︸ ︷[−Kp1(1 +KiTs) 0
0 −Kp1(1 +KiTs)
] [
i2d(k)
i2q(k)
]
(5.56)
+
=NePI︷ ︸︸ ︷[−Kp1 0
0 −Kp1
] [
ePId(k − 1)
ePIq(k − 1)
]
+
=NyPI︷ ︸︸ ︷[
1 0
0 1
] [
yPId(k − 1)
yPIq(k − 1)
]
+
=−Ni2︷︸︸︷
Nr
[
i∗2d(k)
i∗2q(k)
]
5.4.1 State observer
The studied predictive controller requires the information on all system states. How-
ever, only the grid voltages and the rectifier currents are measured. The unmeasured
states are estimated using the reduced-order observer depicted in Fig. 5.8.
Fig. 5.8: Block scheme of the reduced-order observer.
To develop the observer, the coefficient matrices Φ and Γ =
[
Γu Γw
]
of the process
model are separated for the available measurements y(k) and the unknown states
z(k) that are to be estimated, yielding[
y(k + 1)
z(k + 1)
]
=
[
Φ11 Φ12
Φ21 Φ22
] [
y(k)
z(k)
]
+
[
Γ1
Γ2
]
u(k) (5.57)
y(k) =
[
i1d(k) i1q(k)
]T
(5.58)
z(k) =
[
i2d(k) i2q(k) i31d(k) i31q(k) uC3d(k) uC3q(k)
]T
(5.59)
u(k) =
[
u∗1d(k − 1) u∗1q(k − 1) u2d(k) u2q(k)
]T
(5.60)
Based on (5.57), the portion of the known states that is affected by the unknown
states z(k) is
yz(k) = y(k + 1)−Φ11y(k)− Γ1u(k) = Φ12z(k) (5.61)
The estimate of the unknown partial state vector z(k) can be expressed as
zˆ(k + 1) = Φ21y(k) + Φ22zˆ(k) + Γ2u(k) + L(yz(k)−Φ12zˆ(k)) (5.62)
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which includes the feedback from the error in the computation of yz(k). L is the
observer gain matrix. Substitution of (5.61) in (5.62) yields the term Ly(k + 1)
which is not available when y(k) is sampled. Therefore, a variable change is made
to estimate x(k) = zˆ(k) − Ly(k) instead of zˆ(k). The resulting reduced-order
observer corresponds to the block scheme depicted in Fig. 5.8 and can be expressed
as follows:
x(k + 1) =zˆ(k + 1)− Ly(k + 1) (5.63a)
= (Φ22 − LΦ12)︸ ︷︷ ︸
Ao
x(k) + (Γ2 − LΓ1)︸ ︷︷ ︸
Bo
u(k)+
(Φ21 − LΦ11 + Φ22L− LΦ12L)︸ ︷︷ ︸
Ay
y(k) (5.63b)
=Aox(k) +
[
Buo B
w
o
]
u(k) + Ayy(k) (5.63c)
Finally, the state vector including both the measured and the estimated variables is
[
y(k)
zˆ(k)
]
=
[
y(k)
Ly(k) + x(k)
]
(5.64)
The process model of the observer is obtained by discretising (3.15)-(3.19) as de-
scribed in Section 5.2. The observer gain matrix L determines the poles of Ao which
govern the observer’s dynamic behaviour. As a rule of thumb, the poles should be 4
to 10 times faster than the controller poles [188]. In this thesis, the poles are placed
on the real axis at p1,2 = 0.2, p3,4 = 0.21, and p5,6 = 0.22 based on the behaviour
of Simulink simulations and preliminary laboratory tests. The gain matrix is solved
numerically using the place command provided in Matlab Control System Toolbox.
The observer is developed using the nominal values of the LCL circuit. The in-
ductors’ equivalent series resistances are parametrised according to the impedance
measurements presented in Appendix C.
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5.4.2 Closed-loop model
The closed-loop model of the predictive vector current control is developed in line
with Section 5.2, and can be expressed as follows
x(k + 1)
x(k + 1)
u(k)
ePI(k)
yPI(k)
 =

Φ 0 Γu 0 0
Ax Ao Bu 0 0
Lx Lo Lu LePI LyPI
Mx Mo Mu 0 0
Nx No Nu NePI NyPI


x(k)
x(k)
u(k − 1)
ePI(k − 1)
yPI(k − 1)

+

Γw 0
Bw 0
Lw Lr
Mw Mr
Nw Nr

[
w(k)
r(k)
]
(5.65)
u(k) =
[
u∗1d(k) u
∗
1q(k)
]T
(5.66)
ePI(k) =
[
ePId(k) ePIq(k)
]T
(5.67)
yPI(k) =
[
yPId(k) yPIq(k)
]T
(5.68)
w(k) =
[
ugd(k) ugq(k)
]T
(5.69)
r(k) =
[
i∗2d(k) i
∗
2q(k)
]T
(5.70)
The estimate zˆ(k) of the unknown states is not readily available in the state vector
of (5.65) because of the variable change performed in (5.63c). In line with (5.64),
the estimated state variables are
zˆ(k) = Ly(k) + x(k) (5.71)
zˆ(k) =
[ˆ
i2d(k) iˆ2q(k) iˆ31d(k) iˆ31q(k) uˆC3d(k) uˆC3q(k)
]T
(5.72)
y(k) =
[
i1d(k) i1q(k)
]T
(5.73)
When (5.71) is considered, the coefficient matrices of the observer can be expressed
as
Ax = AyKi1−x + Bwo Ku2−x (5.74)
Bu = B
u
o + AyKi1−u + B
w
o Ku2−u (5.75)
Bw = AyKi1−w + Bwo Ku2−w (5.76)
the coefficient matrices of the control law can be expressed as
Lx = (Li1 + LoL)Ki1−x + Lu2Ku2−x (5.77)
Lo =
[
Li2 Li3 LuC3
]
(5.78)
Lu = Lu1 + (Li1 + LoL)Ki1−u + Lu2Ku2−u (5.79)
Lw = (Li1 + LoL)Ki1−w + Lu2Ku2−w (5.80)
83
Chapter 5. Grid current control
and the coefficient matrices of the PI controller can be expressed as
Mx = (
=0︷︸︸︷
Mi1 +MoL)Ki1−x +
=0︷︸︸︷
Mu2 Ku2−x (5.81)
Mo =
[
Mi2 0 0
]
(5.82)
Mu =
=0︷︸︸︷
Mu1 +(
=0︷︸︸︷
Mi1 +MoL)Ki1−u +
=0︷︸︸︷
Mu2 Ku2−u (5.83)
Mw = (
=0︷︸︸︷
Mi1 +MoL)Ki1−w +
=0︷︸︸︷
Mu2 Ku2−w (5.84)
Nx = (
=0︷︸︸︷
Ni1 +NoL)Ki1−x +
=0︷︸︸︷
Nu2 Ku2−x (5.85)
No =
[
Ni2 0 0
]
(5.86)
Nu =
=0︷︸︸︷
Nu1 +(
=0︷︸︸︷
Ni1 +NoL)Ki1−u +
=0︷︸︸︷
Nu2 Ku2−u (5.87)
Nw = (
=0︷︸︸︷
Ni1 +NoL)Ki1−w +
=0︷︸︸︷
Nu2 Ku2−w (5.88)
5.4.3 Stability and dynamic behaviour
The characteristics of the closed current control loop are studied by means of pole
analysis and frequency response analysis. The dynamic behaviour is shown by means
of step-response simulations. The analyses have been carried out using the two
system models presented in Chapter 3 which assume zero network impedance. In
the case of RL model, the filter inductors are modelled with RL series elements.
Regarding the Foster model, the filter inductors are modelled with Foster equivalent
circuits.
Figs. 5.9(a)-5.9(d) illustrate the pole loci when the proportional gains are varied.
Nominal filter component values are assumed, the integral gains of the PI controllers
are Ki = 40, and the sampling frequency is 3600 Hz. It can be seen that Ki1 should
be selected significantly lower than unity, or otherwise the poles move too close
to the unstable region. The parameters Ki3 and KuC3 have a minor effect on the
slowest poles. As a result, the controller parameters Ki1 = 0.3, Ki3 = KuC3 = 1,
and Ki2 = 0.2 are selected for further investigation. The resulting pole locations
are indicated with ×’s. It is important to notice that in Figs. 5.9(b) and 5.9(d)
the observer poles have displaced from their designed locations and move when the
controller parameters are varied.
The observer’s sensitivity to parametric uncertainties compromises the controller
feasibility if the dynamics can vary considerably or if it can even become unstable.
Fig. 5.10 illustrates the loci of closed-loop poles of the RL model when the filter
inductances are varied. The observer and the controller are parametrised by assum-
ing the nominal filter component values. Based on the results, the mismatch of L1
and L2 have a strong effect on the observer poles while the effect of L3 is minor.
The overestimation of L1 moves the resonance poles towards the unit circle and,
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(a) (b)
(c) (d)
Fig. 5.9: Loci of the closed-loop poles when the proportional gains are varied. (a) RL
model and (b) Foster model when Ki3 = KuC3 ∈ {1, 4, 8}, Ki2 = 0.2, and Ki1 ∈ [0.1, 1].
(c) RL model and (d) Foster model when Ki2 ∈ {0.2, 0.6, 1}, Ki3 = KuC3 = 1, and
Ki1 ∈ [0.1, 1]. In (a) and (b), the poles at Ki1 = 0.3 have been marked with crosses (×)
for Ki3 = KuC3 = 1, with squares () for Ki3 = KuC3 = 4 and with triangles (4) for
Ki3 = KuC3 = 8. In (c) and (d), the poles at Ki1 = 0.3 have been marked with crosses
(×) for Ki2 = 0.2, with squares () for Ki2 = 0.6 and with triangles (4) for Ki2 = 1.
eventually, to the unstable region. On the other hand, strong underestimation of
L1 and L2 move two observer poles along the real axis towards point (1,0), which
implies that the settling time of the observer increases.
Fig. 5.11 illustrates the I2d(e
jωTs)/I∗2d(e
jωTs) and I2d(e
jωTs)/I∗2q(e
jωTs) responses of
the two closed-loop models. The control bandwidth of the RL model is 350 Hz.
In Fig. 5.11(b) the DC gain of |I2d(ejωTs)/I∗2d(ejωTs)|dB is -0.08 dB which leads to
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(a) (b)
(c)
Fig. 5.10: The effect of filter inductor parameter mismatches on the closed-loop poles. (a)
L1 ∈ [0.6L1,nom, 1.4L1,nom], (b) L2 ∈ [0.6L2,nom, 1.4L2,nom], (c) L3 ∈ [0.6L3,nom, 1.4L3,nom].
The pole locations with -40% inductance are marked with squares (), with +40%
with triangles (4), and with nominal inductance with crosses (×). The controllers are
parametrised as follows: Ki1 = 0.3, Ki2 = 0.2, KuC3 = Ki3 = 1.
ca. 1% steady-state error in the grid current. The control bandwidth of the Fos-
ter model is 360 Hz. Fig. 5.12 depicts the admittances I2d(e
jωTs)/U2d(e
jωTs) and
I2d(e
jωTs)/U2q(e
jωTs). The magnitudes |I2d(ejωTs)/U2d(ejωTs)|dB near the 5th and the
7th harmonics are higher compared with the PI control strategy (see Fig. 5.5) which
implies poorer capability to reject the background grid voltage distortion.
Fig. 5.13 presents the simulated responses to the step-change of the q-axis current
reference. The average model is simulated in parallel with the instantaneous model.
The responses correlate very well. The overshoot of the both models is ca. 14%. The
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Fig. 5.11: (a) Responses of the RL model: I2d(ejωTs )/I∗2d(e
jωTs ) (solid line), I2d(ejωTs )/I∗2q(ejωTs )
(dotted line). (b) Responses of the Foster model: I2d(ejωTs )/I∗2d(e
jωTs ) (solid line),
I2d(e
jωTs )/I∗2q(ejωTs ) (dotted line).
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Fig. 5.12: (a) Responses of theRLmodel: I2d(ejωTs )/U2d(ejωTs ) (solid line), I2d(e
jωTs )/U2q(ejωTs )
(dotted line). (b) Responses of the Foster model: I2d(ejωTs )/U2d(ejωTs ) (solid line),
I2d(e
jωTs )/U2q(ejωTs ) (dotted line).
current waveforms show that the d and the q channel controllers are not perfectly
decoupled. The Foster model shows a small steady-state error in the grid current as
it was approximated based on the frequency responses.
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Fig. 5.13: Simulated step responses of the q-axis current. Gray solid line: response of the
average model, Black solid line: response of the instantaneous STATCOM model, Dashed
line: i∗2q. (a) Grid current and (b) rectifier current when the inductors are modelled with
series RL elements. (c) Grid current and (d) rectifier current when the inductors are
modelled with Foster equivalent circuits.
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5.5 Smith predictor
In this section, the Smith predictor is derived and included in the current control
schemes studied in Sections 5.3 and 5.4. Firstly, the rectifier current in the beginning
of sampling interval [(k + 1)Ts, (k + 2)Ts] is approximated using the Forward Euler
method:
~u3(k)− ~u∗1(k − 1) =
L1
Ts
(
~ˆi1(k + 1)−~i1(k)
)
+ (R1 + jωrL1)~i1(k) (5.89)
Then (5.89) is solved for ~ˆi1(k + 1) and the feedback from the error ~i1(k) − ~ˆi1(k) is
included. The predicted rectifier current can be expressed as
~ˆi1(k + 1) =
Ts
L1
(~u3(k)− ~u∗1(k − 1)) +
(
1− TsR1
L1
− jωrTs
)
~ˆi1(k)+
Ksp
(
~i1(k)−~ˆi1(k)
)
(5.90)
where Ksp is the feedback gain. The voltage ~u3 present in (5.90) can be solved by
expressing (5.44) as follows
~u3(k) =c
(
L3
L1
R1 −RC −R3
)
~i1(k) + c
(
RC +R3 − L3
L2
R2
)
~ˆi2(k)
+ c~ˆuC3(k) + c
L3
L1
~u∗1(k − 1) + c
L3
L2
~u2(k) (5.91)
where ~ˆi2(k) and ~ˆuC3(k) can be estimated by using the observer presented in Section
5.4.1. When (5.91) is substituted in (5.90), the predictor can be expressed as follows
~ˆi1(k + 1) =
=Si1︷ ︸︸ ︷
c
Ts
L1
(
L3
L1
R1 −RC −R3 + L1
cTs
Ksp
)
~i1(k)
+
=Si2︷ ︸︸ ︷
c
Ts
L1
(
RC +R3 − L3
L2
R2
)
~ˆi2(k) +
=SuC3︷︸︸︷
c
Ts
L1
~ˆuC3(k)
+
=Su1︷ ︸︸ ︷
Ts
L1
(c
L3
L1
− 1) ~u∗1(k − 1)
+
=Si1sp︷ ︸︸ ︷(
1− TsR1
L1
−Ksp − jωrTs
)
~ˆi1(k) +
=Su2︷ ︸︸ ︷
c
Ts
L1
L3
L2
~u2(k) (5.92)
and it can be separated into direct and quadrature components to obtain[
iˆ1d(k + 1)
iˆ1q(k + 1)
]
=Si1
[
i1d(k)
i1q(k)
]
+ Si2
[
iˆ2d(k)
iˆ2q(k)
]
+ SuC3
[
uˆC3d(k)
uˆC3q(k)
]
+ Su1
[
u∗1d(k − 1)
u∗1q(k − 1)
]
+ Si1sp
[
iˆ1d(k)
iˆ1q(k)
]
+ Su2
[
u2d(k)
u2q(k)
]
(5.93)
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Finally, the predictor output is included in the rectifier current error in line with
Fig. 2.16:
~e(k) =~i∗1(k)−
(
~i1(k)−~ˆi1(k)
)
−~ˆi1(k + 1) (5.94)
5.5.1 Closed-loop model
The closed-loop model including the Smith predictor can be expressed as follows
x(k + 1)
x(k + 1)
u(k)
ePI(k)
yPI(k)
iˆ1(k + 1)
 =

Φ 0 Γu 0 0 0
Ax Ao Bu 0 0 0
Lx Lo Lu LePI LyPI Li1sp
Mx Mo Mu 0 0 Mi1sp
Nx No Nu NePI NyPI Ni1sp
Sx So Su 0 0 Si1sp


x(k)
x(k)
u(k − 1)
ePI(k − 1)
yPI(k − 1)
iˆ1(k)

+

Γw 0
Bw 0
Lw Lr
Mw Mr
Nw Nr
Sw 0

[
w(k)
r(k)
]
(5.95)
where the new state variable iˆ1(k) =
[ˆ
i1d(k) iˆ1q(k)
]T
is the predicted rectifier
current. The coefficients matrices Lx, Lo, Lu, LePI, LyPI, Li1sp are developed by
substituting the rectifier current error of the controllers studied in Sections 5.3 and
5.4 with (5.94). The coefficient matrices of the Smith predictor are developed using
(5.93) and (5.14)-(5.17), and they can be expressed as follows:
Sx =(Si1 + SoL)Ki1−x + Su2Ku2−x (5.96)
So =
[
Si2 0 SuC3
]
(5.97)
Su =Su1 + (Si1 + SoL)Ki1−u + Su2Ku2−u (5.98)
Sw =(Si1 + SoL)Ki1−w + Su2Ku2−w (5.99)
5.5.2 Effect on the grid current controller characteristics
PI current control strategy
Firstly, the predictor’s effect on the PI current control strategy is studied. Fig. 5.14
illustrates the loci of the closed-loop poles when the proportional gains are varied.
The controller and the observer are parametrised using the nominal filter component
values. Compared with the original PI control strategy, the inclusion of the predictor
increases the damping of the poles located nearest to the unit circle. Fig. 5.14(b)
shows that in the case of Foster model the observer poles depart from their designed
locations and move towards the unit circle when Ksp and Kp increase. Because of
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the sensitivity of controller and observer poles to modelling errors, the controller
gains Kp = 3.25 and Ksp = 0.39 are selected for further investigation.
(a) (b)
Fig. 5.14: Loci of the closed-loop poles when the predictor is included in the PI current
control strategy: (a) RL model, (b) Foster model. The controller parameters are varied
as follows: Kp ∈ [0, 7.2], Ksp ∈ {0.39, 0.8}, Ki = 40. The pole locations with Kp = 3.25
are marked with crosses (×) for Ksp = 0.39 and with squares () for Ksp = 0.8.
The responses I1d(e
jωTs)/I∗1d(e
jωTs) and I1d(e
jωTs)/I∗1q(e
jωTs) are depicted in Fig. 5.15.
The control bandwidth of both the RL model and the Foster model is ca. 121 Hz.
Compared with the behaviour of the original PI control strategy, depicted in Fig.
5.4, the predictor has increased the damping of the LCL filter’s resonant peak. The
same effect can be seen in the I2d(e
jωTs)/U2d(e
jωTs) and I2d(e
jωTs)/U2q(e
jωTs) responses
illustrated in Fig. 5.16. Otherwise the capability to reject grid voltage harmonics is
similar to the original controller.
Fig. 5.17 compares the STATCOM current responses to the step-change of q-axis
current reference with and without the predictor. The inclusion of the predictor
reduces the oscillations but the narrower control bandwidth increases the rise-time.
In the case of RL model, the controller gains could be increased to improve the
dynamic behaviour. However, the analysis of the Foster model showed that the
controller is sensitive to modelling errors when the predictor is included. Therefore,
the controller gains were selected based on the behaviour of the Foster model.
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Fig. 5.15: Responses I1d(ejωTs )/I∗1d(e
jωTs ) and I1d(ejωTs )/I∗1q(ejωTs ) when the predictor is
included in the PI current control strategy. (a) RL model: I1d(ejωTs )/I∗1d(e
jωTs ) (solid
line), I1d(ejωTs )/I∗1q(ejωTs ) (dotted line). (b) Foster model: I1d(e
jωTs )/I∗1d(e
jωTs ) (solid line),
I1d(e
jωTs )/I∗1q(ejωTs ) (dotted line).
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Fig. 5.16: Responses I2d(ejωTs )/U2d(ejωTs ) and I2d(e
jωTs )/U2q(ejωTs ) when the predictor is
included in the PI current control strategy. (a) RL model: I2d(ejωTs )/U2d(ejωTs ) (solid
line), I2d(ejωTs )/U2q(ejωTs ) (dotted line). (b) Foster model: I2d(e
jωTs )/U2d(ejωTs ) (solid line),
I2d(e
jωTs )/U2q(ejωTs ) (dotted line).
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Fig. 5.17: Responses of the average models to the step-change of q-axis rectifier current
reference. (a) d-axis rectifier current, (b) q-axis rectifier current, (c) d-axis grid current,
(d) q-axis grid current. Black solid line: RL model without the predictor. Gray solid
line: Foster model without the predictor. Black dotted line: RL model with the predictor.
Gray dotted line: Foster model with the predictor.
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Predictive vector current control strategy
Fig. 5.18 illustrates the closed-loop pole loci when the Smith predictor is included in
the predictive vector current control strategy, and the proportional gains are varied.
In the case of RL model, the predictor increases the damping of the resonant poles
located near the unit circle compared with the original controller, the behaviour of
which is depicted in Fig. 5.9. Based on the RL model, the controller gains could
be increased to improve the response time. However, the parameters Ki1 = 0.3 and
Ksp = 0.39 are selected for further investigation, because in the case of Foster model
the control is very sensitive to parameter variations.
(a) (b)
Fig. 5.18: Loci of the closed-loop poles when the Smith predictor is included in the
predictive vector current control strategy. (a) RL model, (b) Foster model. The controller
parameters are varied as follows: Ki1 ∈ [0, 1], Ki = 40, Ki2 = 0.2, Ki3 = KuC3 = 1,
Ksp ∈ {0.39, 0.8}. The pole locations with Ki1 = 0.3 have been marked with crosses (×)
for Ksp = 0.39 and with squares () for Ksp = 0.8.
Fig. 5.19 illustrates the responses I2d(e
jωTs)/I∗2d(e
jωTs) and I2d(e
jωTs)/I∗2q(e
jωTs). The
control bandwidth is ca. 266 Hz with the RL model and ca. 298 Hz with the
Foster model. Compared with Fig. 5.11, the predictor has slightly reduced the
cross-coupling above 100 Hz. The DC gain of I2d(e
jωTs)/I∗2d(e
jωTs) in the case of
Foster model is ca. -0.077 dB which yields ca. 1% steady state error. Based on Fig.
5.20, the capability to reject grid voltage harmonics is comparable to the original
controller without the Smith predictor, the behaviour of which is depicted in Fig.
5.12.
Fig. 5.21 presents the responses to the step-change of q-axis current reference with
and without the Smith predictor. The controller and the observer are parametrised
using the nominal component values. The predictor reduces the oscillations and
mitigates the overshoot but the rise-times are faster without the predictor because
of the wider control bandwidths. In terms of rise-time, the responses of the predictive
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Fig. 5.19: Responses I2d(ejωTs )/I∗2d(e
jωTs ) and I2d(ejωTs )/I∗2q(ejωTs ) when the Smith predictor
is included in the predictive vector current controller. (a) RL model: I2d(ejωTs )/I∗2d(e
jωTs )
(solid line), I2d(ejωTs )/I∗2q(ejωTs ) (dotted line). (b) Foster model: I2d(e
jωTs )/I∗2d(e
jωTs ) (solid line),
I2d(e
jωTs )/I∗2q(ejωTs ) (dotted line).
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Fig. 5.20: Responses I2d(ejωTs )/U2d(ejωTs ) and I2d(e
jωTs )/U2q(ejωTs ) when the Smith predictor
is included in the predictive vector current controller. (a) RL model: I2d(ejωTs )/U2d(ejωTs )
(solid line), I2d(ejωTs )/U2q(ejωTs ) (dotted line). (b) Foster model: I2d(e
jωTs )/U2d(ejωTs ) (solid
line), I2d(ejωTs )/U2q(ejωTs ) (dotted line).
vector current controllers are faster compared with the PI current controllers (see
Fig. 5.17).
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Fig. 5.21: Responses of the average models to the step-change of q-axis grid current
reference. (a) d-axis rectifier current, (b) q-axis rectifier current, (c) d-axis grid current,
(d) q-axis grid current. Black solid line: RL model with the predictive vector current
controller, Gray solid line: Foster model with the predictive vector current controller.
Black dotted line: RL model with the predictive vector current controller and the Smith
predictor. Gray dotted line: Foster model with the predictive vector current controller
and the Smith predictor.
Step-response simulations
Fig. 5.22 depicts the step responses of the average models and the Simulink model
of the STATCOM. The responses are in a good agreement. The predictor miti-
gates the oscillation from the response of the PI control strategy. In the case of
predictive vector current control, the inclusion of the Smith predictor eliminates the
overshoot. The Simulink simulation including the Foster equivalent circuits of the
filter inductors’ shows that a portion of the switching frequency ripple is included
in the sampled rectifier current.
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Fig. 5.22: Simulated step responses. (a)-(d) PI control with the Smith predictor: (a)
Grid current and (b) rectifier current of the RL model. (c) Grid current and (d) rectifier
current of the Foster model. (e)-(h) Predictive vector current controller with the Smith
predictor: (e) Grid current and (f) rectifier current of the RL model. (g) Grid current
and (h) rectifier current of the Foster model.
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5.6 Influence of grid impedance on the control
stability
Next the effect of grid impedance on the stability of the closed-loop current control
is studied. The grid impedance Zg is defined using the short circuit ratio (SCR)
SCR =
Sg
Sn
=
U2g
ZgSn
(5.100)
where Sg denotes the short-circuit capacity of the grid at the STATCOM’s con-
nection point, Sn denotes the nominal apparent power of the STATCOM, and Ug
denotes the grid voltage. The PLL is not included in the average closed-loop models
and, therefore, they operate as if the synchronisation was ideal. During the simu-
lations it was observed that at very low SCR values the dynamic behaviour of the
average models starts to differ from the instantaneous STATCOM simulation model.
The responses were in a good agreement with SCRs down to 5 which is the lower
limit in the presented results.
Figs. 5.23-5.26 illustrate the loci of the closed-loop poles when SCR ∈ (∞, 5]. The
ratio between the grid reactance and resistance is five. The grid is considered stiff
when SCR > 20 and weak when SCR < 10. The controllers and the observer
are parametrised using the nominal filter component values. The pole locations at
SCR ≈ ∞ are highlighted with crosses (×), at SCR = 20 with triangles (4), and at
SCR = 10 with squares (). The controllers remain stable within the studied range
of SCR. When the SCR decreases, the poles move towards the point (1, 0) which
implies that the settling time increases and the damping reduces.
Figs. 5.24(a), 5.25(a), and 5.26(a) show that in the case of RL model, when the ob-
server is an accurate copy of the LCL filter circuit, the grid impedance variation has
a strong effect on the observer poles. Regarding the Foster models, in Figs. 5.24(b),
5.25(b), and 5.26(b), the grid impedance variation has less effect on the observer
poles. However, the poles have displaced from the designed locations because of the
parametric uncertainty of the observer.
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(a) (b)
Fig. 5.23: Pole loci of the PI current control strategy. (a) RL model, (b) Foster model.
(a) (b)
Fig. 5.24: Pole loci of the PI current control strategy with the Smith predictor. (a) RL
model, (b) Foster model.
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(a) (b)
Fig. 5.25: Pole loci of the predictive vector current control strategy. (a) RL model, (b)
Foster model.
(a) (b)
Fig. 5.26: Pole loci of the predictive vector current control strategy with the Smith
predictor. (a) RL model, (b) Foster model.
100
Chapter 5. Grid current control
5.7 Conclusions
The results of this chapter show that frequency independent filter component mod-
els may be insufficient to characterise the experimental system with the required
accuracy. In the case of PI current control strategy, the LCL filter resonance was
underdamped when the filter inductors were modelled with series RL elements. The
inclusion of inductors’ Foster equivalent circuits increased the natural damping of
the filter and mitigated the oscillating behaviour. However, the resonant poles were
located near the unit circle which limited the selection of the controller gain and
the reachable bandwidth. Regarding the predictive vector current control scheme, a
major problem was the observer’s sensitivity to parametric uncertainties. The same
problem was associated with the Smith predictor.
The average models were verified by comparing their step-change responses to the
instantaneous Simulink model of the STATCOM. The responses were in a good
agreement which proves the validity of the models.
Based on the frequency response analyses, the both controllers are incapable to
properly reject the background grid voltage distortion. The fifth and the seventh
voltage harmonic can be a problem, especially in the case of predictive vector current
controller. The performance did not change when the Smith predictor was included
in the controllers. An additional harmonic controller could be inserted in parallel
with the main current controller, as proposed in [165, 108], to mitigate the effects
of background grid voltage harmonics on the grid current waveform.
In the case of RL models, the Smith predictor increased the damping of the resonant
poles located nearest to the unit circle. However, the Foster models showed that
the combination of the predictor and the observer is sensitive to modelling errors.
Therefore, the controller gains and the control bandwidths could not be increased
compared with the original controllers. The step response simulations showed that
the predictor mitigated the oscillatory behaviour of the PI current control strategy.
In the case of predictive vector current controller, the overshoot was eliminated. As
a result, the predictor can potentially improve the dynamic behaviour of the con-
trollers, but in this study, the benefits were hindered by its sensitivity to parametric
uncertainty. Furthermore, the predictor increases the required control computation
effort.
Finally, the effects of grid impedance variation on the control dynamics were re-
vealed. Based on the results, the changes in the network condition can yield un-
expected performance, even instability, if the dynamic behaviour is optimised at
a single operating point. It was also shown that the observer poles are sensitive
to grid impedance variation which is a potential problem in practical applications.
In conclusion, to guarantee satisfactory dynamic behaviour and robustness of the
control, the grid current controller and the observer should adapt to the network
impedance variation or tolerate the impedance variation within a required range.
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Simulation and experimental
verification
6.1 Introduction
In this chapter, the theoretical considerations presented are validated by means of
computer simulations and laboratory experiments. Firstly, the 10 kVA STATCOM
prototype based on the three-level NPC rectifier is presented. After that, the labo-
ratory test results are presented and compared with Simulink simulations. The main
objectives are to prove the operation of the switching control strategy and the mod-
ulator functions presented in Chapter 4, and to verify that the dynamic behaviour
of the grid current controllers agrees with the analyses presented in Chapter 5.
6.2 Laboratory prototype
Fig. 6.1 depicts the laboratory prototype of the 10 kVA STATCOM. The hardware
is based on the three-level back-to-back PWM converter investigated in [190] which
was modified for the purposes of this study. The circuit schematic of the STATCOM
is illustrated in Fig. 6.2 and its nominal parameters are summarised in Table 6.1.
The STATCOM is connected to the three-phase 400 V 50 Hz grid through an LCL
filter circuit. The three-phase inductors L1, L2, and L3 are each made of three
laminated iron cores with individual windings. The filter shunt branch consists of
the inductors L3 in series with film capacitors C3. The series resonant frequency of
the shunt branch is designed at 1800 Hz. The resonant frequency of the LCL filter
is designed at 610 Hz and the resonant peak is damped with resistors Rd and RC.
The rectifier bridge consists of three 600 V 75 A Semikron SK75MLI066T modules
[191], each of which includes a three-level NPC bridge-leg. The turn-off voltage
overshoots across the IGBTs are suppressed with six Vishay’s 850 V 680 nF MKP
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Fig. 6.1: Laboratory prototype of 10 kVA three-level STATCOM. 1: Measurement equip-
ment, 2: snubber capacitors and SK75MLI066T modules mounted on a heat sink, 3: IGBT
drivers, 4: DC bus capacitors, 5: LCL filter, 6: Auxiliary power supply, 7: AC and DC
voltage measurement circuits.
snubber capacitors (Cs1). They are connected between the nodes p-o and o-n at the
IGBT modules’ DC terminals. The IGBTs are driven with two six-channel Concept
SCALE 6SD106EI drivers. The blanking times are generated using resistor-capacitor
delay circuits and inverting Schmitt-triggers 74HC14. For the outer switches S1k and
S4k, the RC time constants are ca. τon = 3µs and τoff = 22ns. For the inner switches
S2k and S3k, the time constants are ca. τon = τoff = 1.5 µs. The total turn-on and
turn-off delays are Td(on),S1/S4 ≈ 3 µs, Td(off),S1/S4 ≈ 1 µs, Td(on),S2/S3 ≈ 1.7 µs, and
Td(off),S2/S3 ≈ 2.6 µs when the sum effect of blanking times, drive circuit delays, and
semiconductor switching characteristics is considered.
The DC voltage bus consists of two 3300 µF 450 VDC electrolytic capacitors from
Table 6.1: Nominal prototype parameters
Sn 10 kVA Un 400 VAC
uDC 680 V fs 3600 Hz
L1 2.8 mH (5.5 %) C1 3300 µF (164 %)
L2 2.0 mH (4 %) C2 3300 µF (164 %)
L3 0.26 mH (0.5 %) C3 30 µF (15 %)
Rd 10 Ω RC 0.39 Ω
Cs1 680 nF Rdis 47 kΩ
Cs2 1.8 µF
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Fig. 6.2: Schematic of the laboratory prototype showing the main circuit diagram, mea-
surement signals, and the basis of the control electronics.
Kemet’s PEH200 series. Two 47 kΩ resistors (Rdis) are connected across the bus
nodes p-o and o-n to discharge the capacitors after power-off and to ensure balanced
voltage sharing during stand-by. Vishay’s 850 V 1.8 µF MKP film capacitors (Cs2)
are connected in parallel with the electrolytic capacitors to reduce the effects of stray
inductance. The wiring between the DC capacitors and the power semiconductor
modules is implemented with three stacked copper bus bars and polycarbonate in-
sulations.
The rectifier currents are measured with compensated Hall-effect LEM LA55-P cur-
rent transducers with 1:1000 conversion ratios. The currents are converted into
voltage signals between ±5 V which yields the measurement range between ±50 A.
The grid voltages are measured using resistive voltage scaling and the measurement
range is between ±355 V. Before the analogue-to-digital (AD) conversions the mea-
sured AC signals are scaled to the range of ±2.5 V, and a +2.5 V offset is added
because the input voltage range of the AD converters is 0...5 V. The three DC bus
node voltages are measured against ground by using resistive voltage scaling and
the DC capacitor voltages are obtained using differential-mode measurement. The
capacitor voltage measurement range is 0...450 VDC, which is scaled to 0...5 V.
The STATCOM control is implemented on Freescale’s 32-bit MPC563MZP66 mi-
crocontroller. It includes two queued AD converters with 10-bit resolution and two
programmable 16-channel time processing units (TPU) for the generation of PWM
signals. The IGBT driver control signals are generated with two generic array logic
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(GAL26V12) circuits based on the TPU outputs. In addition, the control board
includes auxiliary circuits for measurement signal processing, and overcurrent and
overvoltage detection and protection.
The control software is programmed using C code but some arithmetic operations
are written as assembly macros. The interrupt service routine is executed every 277
µs, which corresponds to the sampling frequency fs ≈ 3600 Hz. The AD converters
operate independently, and therefore, two signals can be sampled simultaneously.
The conversion time of one sample is approximately 7 µs, which is a drawback in
the time-critical application, because various signals are sampled and synchronised
sampling is desired. The scans of AD conversion queues ADA0-ADA1-ADA2 and
ADB0-ADB1-ADB2-ADB3 (see Fig. 6.2) are started in the beginning of each in-
terrupt period, and the program execution waits until the conversions are ready.
The rectifier currents are sampled first to match the sampling instant with the
zero-crossing of the ripple current waveforms. The human interface to the control
software is implemented using RS-232 serial bus. Reading and writing of the serial
bus data is performed using Matlab.
The measurement data are collected using LeCroy LT354M and LeCroy LC334AM
oscilloscopes. The voltages, both AC and DC, are measured using Tektronix P5200
differential voltage probes. The AC currents are measured using Tektronix TCP312
probes and TCPA300 AC/DC current probe amplifiers.
Prior to the laboratory experiments, the STATCOM control has been tested by
means of hardware-in-the-loop (HIL) simulations [187, 189]. The HIL simulation
setup is presented in Appendix E. It was used as an intermediate test platform
between the Simulink simulations and laboratory experiments to verify the operation
of the SVM algorithm, the PLL, and the current controllers.
6.3 Verification of the modulation algorithm
This section demonstrates the operation of the modulation strategy presented in
Chapter 4. The experimental results obtained with the STATCOM prototype are
presented and compared to the simulated waveforms. Both the simulations and the
laboratory experiments are performed using the controller parameters selected in
Chapter 5. The principle of the Simulink model is presented in Appendix D.
6.3.1 Steady-state waveforms
Firstly, the steady-state current and voltage waveforms are studied. Both the ex-
perimental tests and the simulations are performed using the PI current control
strategy and with all modulator functions enabled. In the simulations, the filter
inductors are modelled with Foster equivalent circuits described in Appendix C, the
grid voltages are purely sinusoidal and the grid impedance is zero.
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Fig. 6.3: (a)-(b) Experimental STATCOM currents and i1a spectrum up to 10 kHz,
(c)-(d) simulated waveforms and spectrum.
Figs. 6.3-6.4 present the rectifier and the grid current waveforms and the spectra
of i1a and i2a when the rectifier is controlled to generate 19 A (peak) of capacitive
reactive current. The experimental current waveforms are filtered with first-order
discrete-time low-pass filters (DLPFs) to remove the measurement noise. The filter
corner frequencies are set to fc = 100 kHz. The results show that the switching
ripple current is effectively filtered by the LCL circuit and the grid currents are
quite sinusoidal. The simulated current waveforms and spectra match with the ex-
perimental ones with a good accuracy. The spectra of experimental currents include
some low frequency harmonics that are not present in the simulated waveforms.
Those harmonics are caused by the background grid voltage harmonics.
Fig. 6.5 presents the waveforms of phase to DC bus midpoint voltages uao, ubo, and
uco, and DC bus capacitor voltages. The experimental capacitor voltages have been
filtered with first-order DLPFs (fc = 50 kHz). The PWM voltage waveforms reveal
that the modulation is based on DPWM patterns. The DPWM pattern is selected
based on the capacitor voltage difference, which causes the difference between the
experimental and simulated PWM voltage waveforms. In both the simulations and
experiments, the capacitor voltages are balanced on the average-basis but the low-
frequency variation of the neutral-point voltage is not suppressed. Figs. 6.6 and 6.7
present the phase-to-neutral uaN and line-to-line uab PWM voltage waveforms and
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Fig. 6.4: (a)-(b) Experimental grid currents and i2a spectrum up to 10 kHz, (c)-(d)
simulated waveforms and spectrum.
the frequency spectra up to 10 kHz. The simulations and experimental results are
in a good agreement.
Figs. 6.3-6.7 show that the experimental and simulated waveforms match with a
good accuracy. Therefore, it can be said that the modulation strategy operates as
it is designed to. During the measurements, it was observed that the grid voltages
include the 5th and the 7th harmonics. Their effect can be seen in the frequency
spectra of the experimental waveforms. Furthermore, the Simulink model does not
consider the nonidealities of the power circuit, the component tolerances, or the
asymmetry of impedances between the phases, which may cause differences com-
pared with the experimental results. Other nonidealities that are potential to cause
differences between the experimental and simulated waveforms are (i) accuracies of
the current and voltage measurements, (ii) measurement delays and resolution, (iii)
numerical rounding inaccuracies in the microcontroller code, and (iv) queued oper-
ation of the AD conversions. For example, the rated current of the prototype is far
below the nominal 50 A primary current of the LA 55-P current transducers. Based
on the manufacturer’s datasheet, the worst-case offset error is nearly 4.5 % of the
nominal rectifier current amplitude. During the laboratory tests, it was observed
that current measurements included a nonlinear error which could not be completely
compensated by adjusting the measurement signal scaling and offset removal. The
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magnitude of the measurement error was 2.7 % with 15 A and 3.7 % with 30 A test
current.
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Fig. 6.5: (a) Experimental phase to DC bus midpoint voltages from top to bottom: uao,
ubo, uco, (b) experimental DC capacitor voltages, (c)-(d) simulated waveforms.
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Fig. 6.6: (a)-(b) Experimental voltage uaN and spectrum up to 10 kHz, (c)-(d) simulated
waveform and spectrum.
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Fig. 6.7: (a)-(b) Experimental voltage uab and spectrum up to 10 kHz, (c)-(d) simulated
waveform and spectrum.
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6.3.2 DC capacitor voltage balancing
The simulated waveforms presented in Figs. 6.8(a)-6.8(c) exemplify the dynamics of
the capacitor voltage balancing algorithm. The initial capacitor voltages are uC1 =
260 V and uC2 = 420 V. The DC bus voltage reference is 680 V and the STATCOM
is controlled to generate 19 A of capacitive reactive current. The waveforms show
that the control balances the capacitor voltages within approximately 1 s. The grid
currents in the beginning of the simulation are depicted in Fig. 6.8(b), and in the end
of the simulation in Fig. 6.8(c). Despite the capacitor voltage imbalance, the grid
currents remain sinusoidal because the duty cycles solution algorithm compensates
the effects of the neutral-point voltage variation on the rectifier output voltage.
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Fig. 6.8: Simulated operation of the capacitor voltage balancing algorithm. (a) Capacitor
voltages. (b) Grid currents during t = 0.1 s...0.14 s, when the capacitor voltages are
unbalanced. (c) Grid currents in the end of the simulation, during t = 1.46 s...1.5 s, when
the capacitor voltages are balanced.
6.3.3 Switching sequence arrangement
Next, the operation of the proposed switching sequence arrangement method is
demonstrated. The rectifier is controlled to generate 19 A (peak) of capacitive
111
Chapter 6. Simulation and experimental verification
reactive current and the PI current control strategy is enabled. The DC bus volt-
age reference is 680 V. Figs. 6.9(a) and 6.9(c) present the experimental current
waveforms when the switching sequences are arranged to minimise the number of
switched transitions during the transition between adjacent switching periods. The
grid current oscillations are caused by the loss of PWM voltage waveform symmetry
between two adjacent switching periods, as discussed in Chapter 4.
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Fig. 6.9: Experimental grid currents and rectifier currents (a), (c) when the switched
transitions are minimised and (b), (d) when the proposed design method is used. (e)
Spectra of the currents in (a) up to 2 kHz. (f) Spectra of the currents in (b) up to 2 kHz.
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In Figs. 6.9(b) and 6.9(d), the vector sequences are arranged in line with the design
method proposed in Section 4.5. The grid current oscillation is significantly reduced.
Figs. 6.9(e) and 6.9(f) present the frequency spectra of the grid currents. In Fig.
6.9(e) the THDs up to 2 kHz are THDi2a = 6.1%, THDi2b = 5.9%, THDi2c = 6.4%.
In Fig. 6.9(f) the THDs are THDi2a = 2.9%, THDi2b = 3.2%, THDi2c = 2.8%. The
results show that the increment of the THD is caused by the harmonics near the
resonant frequency of the LCL filter circuit. The results prove the necessity to use
the proposed arrangement method.
6.3.4 Nonlinearity compensation
In this section, the operation of the nonlinearity compensation function is demon-
strated. During the simulations and experimental tests it was observed that the non-
linearities are causing only a minor steady-state error to the fundamental frequency
grid current. Therefore, the operation of the nonlinearity compensation function is
firstly demonstrated by means of a Simulink simulation, where the blanking times
have been set longer than in the prototype, to give a better figure on the operation of
the method. The simulation uses the following parameters: i∗2q = 21A, u
∗
DC = 680V,
Td(on),S1/S4 = 7 µs, Td(off),S1/S4 = 1 µs, Td(on),S2/S3 = Td(off),S2/S3 = 3.5 µs. The thresh-
old voltages of the rectifier bridge model are parametrised using the typical values
of the SK75MLI066T modules: UCE0 = 0.8 V, UF0,fwd = 1 V, and UF0,c = 1 V [191].
Fig. 6.10 presents the simulated grid and the rectifier current waveforms which are
obtained using the predictive vector current controller, and with the nonlinearity
compensation function enabled and disabled. Without the compensation, a steady-
state error remains in the grid currents. The error disappears when the nonlinearity
compensation function is enabled. The steady-state error is caused by the blanking
times and threshold voltage drops which deviate the actual rectifier voltage from
the reference voltage. The voltage reference is an input of the state observer and
should be equal to the actual rectifier voltage to avoid estimation errors.
In the prototype tests, the control software parameters are initialised using the
typical threshold voltages of the SK75MLI066T modules and the switching delays
described in Section 6.2. Fig. 6.11 presents the experimental results obtained using
the predictive vector current controller with references i∗2q = 21 A and u
∗
DC = 680 V.
In Fig. 6.11(e), the THDs up to 2 kHz are THDi2a = 5.1% (Iˆ2a = 18.7A), THDi2b =
4.6% (Iˆ2b = 19 A), THDi2c = 4.3% (Iˆ2c = 18.9 A). In Fig. 6.11(f), the THDs are
THDi2a = 4.9% (Iˆ2a = 19.5 A), THDi2b = 4.3% (Iˆ2b = 19.6 A), THDi2c = 4.7%
(Iˆ2c = 19.6 A).
According to the results, the amplitude of the fundamental grid current component
increases slightly when the compensation method is enabled, because the estimation
error caused by the switching delays and the threshold voltage drops reduces. Oth-
erwise, the nonlinearity compensation function does not have a significant effect on
the current waveforms. To some extent, the steady-state error of the grid current
can be caused by the parametric uncertainty of the observer model, as revealed in
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Fig. 6.10: Simulated grid currents and rectifier currents (a), (c) when the nonlinearity
compensation function is disabled, and (b), (d) when the compensation function is enabled.
Chapter 5. Another possible reason for the steady-state error is the nonlinearity of
the current transducers which could not be completely compensated by adjusting
the measurement signal scaling and offset removal. The fifth harmonic present in
the grid current waveforms is caused by the background grid voltage distortion.
The experimental tests support the simulation results. The steady-state grid current
error is reduced when the nonlinearity compensation algorithm is enabled. Therefore
the proposed algorithm could be beneficial in observer-based control applications.
However, the algorithm should be optimised to reduce the computational burden.
Moreover, the accuracies of the current polarity detection and the error voltage
vector calculation should be analysed in detail.
6.4 Step-response tests
The dynamic behaviour of the grid current controllers is demonstrated with step-
response tests. A step-change is programmed to occur in the q-axis current reference
at the zero-crossing (- to +) of grid voltage u2a. In the case of PI current control
strategy, the references are i∗1q = 21A/−15A. Furthermore, a −3A offset is added to
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Fig. 6.11: Experimental grid currents and rectifier currents when (a), (c) the nonlinearity
compensation function is disabled and when (b), (d) the compensation function is enabled.
(e) Spectra of the currents in (a) up to 2 kHz. (f) Spectra of the currents in (b) up to 2
kHz.
i∗1q to compensate the reactive current drawn by the LC filter. The q-axis references
for the predictive vector current controller (PVCC) are i∗2q = 21 A/ − 15 A. This
way the both control schemes yield approximately the same grid and rectifier current
amplitudes. The DC bus voltage reference is 680 V during the tests. The controllers
are parametrised similarly as described in Chapter 5.
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Fig. 6.12 presents the step responses of the three-phase grid currents. The waveforms
have been filtered with DLPFs (fc = 100 kHz) to remove the measurement noise.
It can be seen that the step responses are nearly similar in terms of rise-time.
Fig. 6.13 illustrates the normalised amplitude spectra of the steady-state grid and
rectifier currents. The waveforms obtained with the PI current control strategy
contain harmonics near the LCL filter resonance which implies poorer resonance
damping compared with the PVCC. The same observation was made in Chapter 5
based on the dynamic models. By contrast, the amplitude spectra of the predictive
controllers contain more low frequency harmonics, namely the 5th and the 7th. The
amplitudes of 50 Hz current components and the THDs up to 5 kHz are presented
in Table 6.2. The current THDs obtained with the PVCC are higher compared with
the PI current control because of the low-frequency harmonics and slightly smaller
fundamental frequency component.
Table 6.2: The amplitudes of 50 Hz current components (capacitive and inductive) and
the THD in the range of 50 Hz to 5 kHz.
PI control PI control + Smith PVCC PVCC + Smith
Cap. Ind. Cap. Ind. Cap. Ind. Cap. Ind.
Iˆ1a (A) 17.2 17.4 17.3 17.4 16.3 16.8 16.7 17.0
THD(%) 14.7 19.0 17.6 19.1 18.6 19.6 18.0 19.3
Iˆ1b (A) 17.1 17.7 17.1 17.7 16.1 17.4 16.5 17.5
THD(%) 16.8 18.5 16.3 18.6 18.1 18.9 17.6 18.8
Iˆ1c (A) 17.0 17.6 17.1 17.6 16.3 16.9 16.7 17.2
THD(%) 15.5 18.7 16.1 18.7 19.7 19.3 19.5 19.0
Iˆ2a (A) 20.0 14.1 20.1 14.2 19.2 13.6 19.6 13.8
THD(%) 3.3 4.8 3.4 5.0 5.0 6.2 4.6 5.6
Iˆ2b (A) 20.3 14.8 20.3 14.8 19.3 14.5 19.7 14.6
THD(%) 3.5 4.5 3.4 4.8 4.2 5.4 3.9 5.3
Iˆ2c (A) 20.1 14.5 20.2 14.5 19.3 13.9 19.8 14.2
THD(%) 3.4 4.3 3.5 4.4 4.7 5.3 4.5 5.0
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Fig. 6.12: Experimental grid current responses to (a) positive and (b) negative step-
change of q-axis reference; (i) PI current control, (ii) PI current control with the Smith
predictor, (iii) PVCC, (iv) PVCC with the Smith predictor.
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(b) i∗1q = −18A.
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(c) i∗1q = 18A.
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(d) i∗1q = −18A.
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(f) i∗2q = −15A.
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(h) i∗2q = −15A.
Fig. 6.13: Frequency spectra of the currents. (a)-(b) PI current control, (c)-(d) PI current
control with the Smith predictor, (e)-(f) PVCC, (g)-(h) PVCC with the Smith predictor.
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Figs. 6.14 to 6.17 present the step responses of the grid currents in the dq reference
frame. It can be seen that a steady-state error remains in the responses of predictive
vector current controllers. Similar behaviour was detected in the average models
analysed in Chapter 5. Regarding the average models, the error was caused by
the parametric uncertainty of the process model, which resulted in an estimation
error. In the case of prototype tests, also the nonlinearity of the current transducers
and other measurement errors, inaccuracy in the nonlinearity compensation, and
numerical rounding errors in the software code can contribute to the final error.
All the grid current responses presented in Figs. 6.14 to 6.17 include a 300 Hz os-
cillation in both the d and the q axis current. The oscillation is caused by the 5th
(negative sequence) and the 7th (positive sequence) three-phase harmonics which
superimpose on the 6th harmonic frequency in the synchronous reference frame.
Fig. 6.18 presents the phase-to-neutral grid voltage waveforms at the STATCOM’s
connection point, the voltage waveforms in the dq reference frame, and the phase
voltage FFTs. The 300 Hz component is present in Figs. 6.18(b) and 6.18(c) which
verifies that the grid voltages contain the 5th and the 7th harmonics. The result
implies that the low frequency grid current harmonics are caused by the background
grid voltage distortion. The grid current FFTs in Fig. 6.13 show that the ampli-
tude of the 300 Hz oscillation is larger in the case of PVCCs, when compared to
the PI current controls. As a result, the PVCCs yield inferior disturbance rejection
capability. Similar behaviour was predicted based on the frequency response analy-
ses performed in Chapter 5, which indicates that the dynamic models captured the
behaviour of the experimental system with a sufficient accuracy.
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Fig. 6.14: The grid current response to the (a) positive and (b) negative step-change of
i∗1q in the case of PI current control strategy.
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Fig. 6.15: The grid current response to the (a) positive and (b) negative step-change of
i∗1q in the case of PI current control strategy with the Smith predictor.
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Fig. 6.16: The grid current response to the (a) positive and (b) negative step-change of
i∗2q in the case of predictive vector current control scheme.
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Fig. 6.17: The grid current response to the (a) positive and (b) negative step-change of
i∗2q in the case of predictive vector current control scheme with the Smith predictor.
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Fig. 6.18: Grid voltage at the STATCOM’s connection point. (a) Three-phase voltages.
(b) Grid voltage components in the synchronous reference frame (d-axis offset: −300 V ).
(c) Frequency spectra of the phase voltages. The fundamental frequency amplitudes and
the THDs up to 2 kHz; Uˆ1a = 328.1 V,THD = 1.21%; Uˆ1b = 327.2 V,THD = 1.29%;
Uˆ1c = 329.6 V,THD = 1.27%.
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6.5 Conclusions
The steady-state test results of the 10 kVA three-level STATCOM prototype revealed
that the modulation algorithm operates as intended. Moreover, the simulated wave-
forms showed a good match with the experimental results. Secondly, the dynamics
of the capacitor voltage balancing algorithm was revealed with simulations. The
results showed that the balancing algorithm eliminates the average neutral-point
voltage offset. The grid currents remained sinusoidal, despite the voltage imbalance,
because the duty cycles solution algorithm compensates the effects of the neutral-
point voltage offset. Thirdly, the effect of switching sequence arrangement on the
grid current waveforms was demonstrated. It was shown that the minimisation of
switched transitions excites the LCL filter resonance which distorts the grid current
waveform. Sinusoidal grid currents were achieved when the proposed switching se-
quence arrangement method was enabled. The results verify the usefulness of the
proposed method.
After that, it was shown with Simulink simulations that the blanking times and
semiconductor threshold voltage losses cause an estimation error which creates a
steady-state error in the grid current. The error was eliminated when the proposed
nonlinearity compensation algorithm was enabled. In the simulations, the blank-
ing times were set longer than in the laboratory prototype to give a better picture
on the performance of the compensation method. In the experimental tests, the
fundamental frequency grid current increased slightly when the nonlinearity com-
pensation method was enabled. However, the steady-state grid current error was not
completely eliminated because of other nonidealities in the prototype setup. It was
concluded that the remaining error is at least partially caused by the inaccuracies
of the observer model and the measurement signals. Furthermore, the implemented
compensation algorithm considered only the semiconductor voltage losses caused by
the threshold voltages.
Finally, the dynamic behaviour of the current controllers was examined with step
response tests. The response times of the controllers were quite similar. The steady-
state current waveforms obtained with the PI current control strategy included a
harmonic component near the LCL filter resonant frequency. Similar characteristic
was shown by the dynamic models studied in Chapter 5. The controllers were
incapable to reject the fifth and the seventh harmonics present in the grid voltage.
The disturbance rejection capability of the predictive vector current control scheme
was inferior to that of the PI current control strategy. The result agrees with the
behaviour of the dynamic models studied in Chapter 5.
In conclusion, the results of this chapter confirm that the objectives of the thesis,
presented in Chapter 1, are fulfilled. However, there is clearly a need for further
investigation and improving of the control algorithms. For example, the observer
sensitivity to modelling errors should be reduced and the current controllers’ capa-
bility to reject background grid voltage distortion should be improved.
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7.1 Summary
The dynamic behaviour of a static reactive power compensator (STATCOM) is pri-
marily determined by the control which reacts based on the internal measurements
taken from the converter and the external measurements taken from the network.
According to the open literature, the two core control functions are pulse-width mod-
ulator and grid current control, which include a variety of important and challenging
research problems. Considering high power STATCOM applications, the multilevel
converter topologies have gained special interest because they can generate low-
harmonic voltage and current waveforms by using lower switching frequencies and
with no need for complex transformer circuits.
This thesis focused on the digital control of a STATCOM based on the three-wire
three-level neutral-point-clamped rectifier. The goal was to investigate the prob-
lems affiliated with the pulse-width modulation and grid current control, by using
a suitable combination of fundamental theory, computer-aided modelling and sim-
ulations, and laboratory experiments. The objectives of the thesis were defined as
follows: (i) To implement a discontinuous space-vector modulation algorithm that
compensates the voltage errors caused by blanking times, semiconductor voltage
losses, and capacitor voltage imbalance, and also controls the capacitor voltage bal-
ance. Also the switching sequence arrangement was to be studied. (ii) To study the
dynamic behaviour of two grid current control strategies and the effects of a control
delay compensation algorithm. (iii) To verify the theoretical considerations using
simulations and laboratory experiments.
Chapter 1 starts with an introduction to power quality problems and gives an
overview on the development of power quality conditioners. After that, the sta-
tus of the research on STATCOMs based on multilevel converters was provided.
Thirdly, an overview on the STATCOM control was given, and it can be said to
consist of six functional layers, namely (i) the system control, (ii) the application
control, (iii) the converter control, (iv) the switching control, (v) the hardware con-
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trol. The task and the main functions of each layer were described. Also, the main
categories of grid current control strategies and pulse-width modulation methods
were introduced.
Chapter 2 provided the theoretical background of the three-level neutral-point-
clamped rectifier. The voltage errors caused by blanking times and voltage losses
across the power semiconductors were described and their compensation strategies
were reviewed. After that, the fundamentals of three-level discontinuous space-
vector modulation were reviewed. The switching patterns used in this thesis were
presented and the theories behind duty cycles computation and reference length
limiting were studied. Finally, the STATCOM vector control scheme studied in this
thesis and the main control functions were presented. Also, the effects of control
delays and their compensation were discussed.
In Chapter 3, an average dynamic model of the STATCOM under study was pre-
sented. The frequency characteristics of the filter inductors were modelled with
Foster equivalent circuits. The grid impedance was included in the models to study
the effects of nonideal network. The models are used in Chapter 5 to analyse the
grid current control loop.
The implemented discontinuous space-vector modulation algorithm was presented
in Chapter 4. The applied duty cycle solution algorithm compensates the effects of
neutral-point voltage variation on the PWM voltage. The capacitor voltage balanc-
ing was implemented by varying the phase-leg discontinuity patterns. The method
enables neutral-point voltage balancing on the average basis. After that, the ar-
rangement of adjacent three-vector combinations was studied. It was shown that
the minimisation of the number of the switched transitions does not retain the sym-
metry of the PWM voltage waveform and, therefore, is prone to increase the grid
current distortion. An alternative arrangement method was proposed to retain the
waveform symmetry and its effect was analysed. Finally, an algorithm was proposed
which compensates the voltage error caused by blanking times and voltage losses
across the power semiconductors of the rectifier bridge.
Chapter 5 analysed the dynamic behaviour of two grid current control strategies
using the models developed in Chapter 3. A problem common to the both controllers
was poor capability to reject the low-order grid voltage harmonics. In the case of PI
current control strategy, the resonant poles were located near to the unit circle, which
can cause oscillatory responses or even lead to instability. The predictive vector
current controller provided faster response times but the observer was sensitive to
modelling errors which is a major drawback. After that, the Smith predictor was
included in the controllers and its effect was analysed. The predictor mitigated the
oscillatory behaviour of the PI current control strategy and eliminated the overshoot
of the predictive vector current controller. However, the observer’s sensitivity to
parametric uncertainties hindered the feasibility of the predictor. Finally, it was
shown that the grid impedance variations have a significant effect on the control
dynamics. If the performance is optimised at a single operating point, a change in
the network condition can yield unexpected dynamic behaviour, even instability.
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Chapter 6 presented the simulation results and the test results of 10 kVA three-level
STATCOM prototype. Firstly, the operation of the modulator was tested and it
was shown to operate as intended. After that, it was revealed that the proposed
switching sequence arrangement method yields better grid current waveform com-
pared to the conventional arrangement method preferred in open literature, which
minimises the number of the switched transitions. Thirdly, it was verified that the
proposed nonlinearity compensation algorithm is capable to reduce the steady-state
error in the grid current when the studied predictive controller is used. Finally, the
dynamic behaviour of the grid current controllers was experimented. They provided
quite similar responses to the step-change of q-axis current reference but could not
reject the low-order harmonics that were present in the grid voltage. Furthermore, in
the case of predictive vector current controller, a steady-state error remained in the
grid current. The observed shortcomings were predicted using the dynamic models
developed for the STATCOM, which proves that the studied system was modelled
with a reasonably good accuracy.
7.2 Future research topics
The research carried out as a part of this thesis elucidated various questions that
could be the potential future research topics. By way of examples, some interesting
problems and research questions are highlighted below:
 The proposed switching sequence arrangement method improved the voltage
and current waveforms but was not optimal. How to minimise the distortion
and optimise the switching sequence arrangement? Also, the common-mode
voltage generated by the modulation should be studied in detail.
 One challenge of nonlinearity compensation methods is the accuracy of the cur-
rent polarity detection. At low output current and during the zero-crossings,
the polarity can change multiple times during a control update interval which
complicates the compensation. This issue requires further research.
 How to improve the grid current controllers’ capability to reject the back-
ground grid voltage distortion? Also, how to improve the observer’s robustness
and decrease its sensitivity to modelling errors and grid impedance variation?
Alternative observer structures should be studied.
 The impacts of the DC voltage control loop and the phase-locking loop on the
dynamic behaviour of the STATCOM should be studied. Furthermore, the
dynamics of the STATCOM in distorted and unbalanced grids, and during
network faults, should be studied and tested.
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Appendix A
Reference frame transformations
The Clarke transformation
Arbitrary time-variant three-phase quantities xa, xb, xc can expressed as a complex
vector ~x in the stationary αβ coordinates, see Fig. A.1(a), by using the Clarke
transformation [192]
~x = c1(xae
j0 + xbe
j 2pi
3 + xce
j 4pi
3 ) = xα + jxβ (A.1)
where c1 is used for normalisation and e
j0, ej
2pi
3 , and ej
4pi
3 denote unit vectors. The
amplitude invariant transformation is achieved with c1 =
2
3
and has been used in this
thesis. Alternatively, the power invariant transformation is achieved with c1 =
√
2
3
[193]. The zero-sequence component is lost during the transformation (A.1) and
must be calculated separately
x0 = c2(xa + xb + xc) (A.2)
where c2 =
1
3
for the amplitude invariant transformation and c2 =
1√
3
for the power
invariant transformation.
In matrix form, the Clarke transformation and its inverse with c1 =
2
3
arexαxβ
x0
 = c1Tαβ0
xaxb
xc
 (A.3)
xaxb
xc
 = c−11 T−1αβ0
xαxβ
x0
 (A.4)
Tαβ0 =
1 −12 −120 √3
2
−
√
3
2
1
2
1
2
1
2
 ,T−1αβ0 =
 23 0 23−1
3
1√
3
2
3
−1
3
− 1√
3
2
3
 (A.5)
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(a) (b)
Fig. A.1: (a) The Clarke transformation, (b) the Park transformation
The Park transformation
The Park transformation, depicted in Fig. A.1(b), converts a vector from one or-
thogonal reference frame to another. The phase angle of the new reference frame
can be tied to a given variable such as voltage or current [194]. The benefit of the
transformation is that the vectors rotating at the angular frequency of the reference
frame are constants.
Let us consider a vector ~xs = xα + jxβ = ‖~xs‖ejθs where θs is the angle with respect
to the α axis. In Fig. A.1(b), the vector ~xs is transformed into new orthogonal
reference frame ’r’ as follows
~xr = ‖~x‖ejθse−jθr = ~xse−jθr = xd + jxq (A.6)
where θr is the angle between the reference frames ’r’ and ’s’. In matrix form, the
dq0 transformation and its inverse are
xdxq
x0
 = Tdq0
xαxβ
x0
 (A.7)
xαxβ
x0
 = T−1dq0
xdxq
x0
 (A.8)
Tdq0 =
 cos θ sin θ 0− sin θ cos θ 0
0 0 1
 ,T−1dq0 =
cos θ − sin θ 0sin θ cos θ 0
0 0 1
 (A.9)
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The gh transformation
The transformation of ~x = xα + jxβ into gh coordinates, where the h-axis is in 60
◦
angle regarding the horizontal g-axis, is given as[
xg
xh
]
= c
[
1 − 1√
3
0 2√
3
][
xα
xβ
]
(A.10)
where the coefficient c is used for normalisation. A modification of (A.10) rotates
the vector between 0...60◦ of the coordinate system, and is given as follows[
xg
xh
]
= c
[
2√
3
sin(pi
3
− (θ − k pi
3
))
2√
3
sin(θ − k pi
3
)
] [
xα
xβ
]
(A.11)
where k is the number of the 60◦ rotations applied on ~x, and c is used for normali-
sation. Eq. (A.11) can be used to simplify the space-vector modulation algorithms,
because it reduces all the computations to Sector 1 of the voltage hexagon [133, 141].
Fig. A.2 depicts graphically both (A.10) and (A.11). The subscripts ’rot’ highlight
the variables associated with (A.11).
Fig. A.2: Two versions of the gh transformation.
Transformations using 60◦ symmetry
Stationary αβ coordinates
Fig. A.3 shows six vectors in the αβ reference frame. The angle between two
adjacent vectors is 60◦. Based on (A.6), any of the six vectors can be used to
express the other five as follows
~xm→n =
2
3
(xae
j0 + xbe
j 2pi
3 + xce
j 4pi
3 )e−jk
pi
3 = ~xme
−j(m−n)pi
3 (A.12)
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Fig. A.3: Six αβ plane vectors with 60◦ displacement.
where k determines the direction and the number of 60◦ rotations applied, and m
and n refer to the vectors’ subscripts. For example, when ~x2 shown in Fig. A.3 is
rotated −60◦, (A.12) yields
~x2→1 =
2
3
(xae
j0 + xbe
j 2pi
3 + xce
j 4pi
3 )e−j
pi
3 (A.13a)
=
2
3
(xae
−jpi
3 + xbe
jpi
3 + xce
−jpi) (A.13b)
Based on Euler’s formula, (A.13b) reduces to
~x2→1 =
2
3
(xa(
1
2
− j
√
3
2
) + xb(
1
2
+ j
√
3
2
) + xc(−1 + j0)) (A.14a)
= −xc + j 1√
3
(−xa + xb) (A.14b)
which implicates that the −60◦ rotation can be done by using the Clarke transfor-
mation as follows:
~x2→1 =
2
3
((−xc)ej0 + (−xa)ej 2pi3 + (−xb)ej 4pi3 ) (A.15)
Yet another method to express the rotation ~x2→1 is by rearranging of the αβ vector
components. If the zero-sequence component is neglected, ~x2 can be expressed as
~x2 = xα + jxβ = xa + j
1√
3
(xb − xc) (A.16)
142
Appendix A. Reference frame transformations
Assuming that xa + xb + xc = 0, one can solve xa, xb and xc as follows
xa = xα (A.17)
xb =
1
2
(−xα +
√
3xβ) (A.18)
xc = −1
2
(xα +
√
3xβ) (A.19)
which can be substituted in (A.14b) to perform the rotation ~x2→1. In a similar
manner, ~x2 can be used to express the remaining four vectors. The transformations
based on 60◦ symmetries are summarised in Table A.1.
Table A.1: Transformation of the αβ coordinate vectors using the 60◦ symmetry.
‖~x‖ej(θ+pi) = −xa + j 1√3 (−xb − (−xc)) = −xα − jxβ
‖~x‖ej(θ+ 2pi3 ) = xc + j 1√3 (xa − xb) = (− 12xα −
√
3
2 xβ) + j(
√
3
2 xα − 12xβ)
‖~x‖ej(θ+pi3 ) = −xb + j 1√3 (−xc − (−xa)) = ( 12xα −
√
3
2 xβ) + j(
√
3
2 xα +
1
2xβ)
‖~x‖ejθ = xa + j 1√3 (xb − xc) = xα + jxβ
‖~x‖ej(θ−pi3 ) = −xc + j 1√3 (−xa − (−xb)) = ( 12xα +
√
3
2 xβ) + j(−
√
3
2 xα +
1
2xβ)
‖~x‖ej(θ− 2pi3 ) = xb + j 1√3 (xc − xa) = ( 12xα −
√
3
2 xβ) + j(−
√
3
2 xα − 12xβ)
‖~x‖ej(θ−pi) = −xa + j 1√3 (−xb − (−xc)) = −xα − jxβ
Hexagonal gh coordinates
Fig. A.4 shows the vectors ~x1 to ~x6 in the gh coordinates. The displacement between
two adjacent vectors is 60◦. Any of the six vectors can be used to express the other
five by rearranging the vector components as summarised in Table A.2.
Table A.2: Rotation of gh coordinate system vectors using the 60◦ symmetries
‖~x‖∠(θ + pi) (−xg,−xh)
‖~x‖∠(θ + 2pi3 ) (−xg − xh, xg)
‖~x‖∠(θ + pi3 ) (−xh, xg + xh)
‖~x‖∠(θ + 0) (xg, xh)
‖~x‖∠(θ − pi3 ) (xg + xh,−xg)
‖~x‖∠(θ − 2pi3 ) (xh,−xg − xh)
‖~x‖∠(θ − pi) (−xg,−xh)
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Fig. A.4: Six vectors in the gh coordinates with 60◦ displacement between two adjacent
vectors.
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Switching state transformations
Fig. B.1 depicts the positive-sequence three-phase source voltages usa, usb, and usc.
The phase voltages have quarter-wave symmetry, and the displacement between the
phases is 2pi/3. Because of the symmetries, the instantaneous phase voltages after
each pi/3 period can be expressed as summarised in Table B.1.
Fig. B.1: Symmetrical and balanced three-phase source voltages.
Table B.1: 60◦ symmetry between the three-phase source voltages
ωt ωt0 ωt0 +
pi
3 ωt0 +
2pi
3 ωt0 + pi ωt0 +
4pi
3 ωt0 +
5pi
3
usa(ωt) usa(ωt0) −usb(ωt0) usc(ωt0) −usa(ωt0) usb(ωt0) −usc(ωt0)
usb(ωt) usb(ωt0) −usc(ωt0) usa(ωt0) −usb(ωt0) usc(ωt0) −usa(ωt0)
usc(ωt) usc(ωt0) −usa(ωt0) usb(ωt0) −usc(ωt0) usa(ωt0) −usb(ωt0)
The symmetries presented in Table B.1 also apply to the output voltages of three-
phase converters. Fig. B.2 shows the 27 switch combinations of the three-level
converter in three-dimensional coordinates. By using the principle of Table B.1,
one switch combination can be used to express five other, as shown in Table B.2.
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When the capacitor voltages are balanced, the six switch combinations obtained
using Table B.2 generate six αβ reference frame voltage vectors of equal lengths and
with pi/3 spacing. The voltage hexagon of the three-level converter is depicted in
Fig. B.3. Table B.3 summarises how the vectors of Sector 1 can be transformed into
Sector 2 to Sector 6 using the principle of Table B.2.
Fig. B.2: Switch combinations of the three-level converter in abc coordinates.
Table B.2: 60◦ symmetry between the switch combinations
‖~u‖ejθ ‖~u‖ej(θ+pi3 ) ‖~u‖ej(θ+ 2pi3 ) ‖~u‖ej(θ+pi) ‖~u‖ej(θ+ 4pi3 ) ‖~u‖ej(θ+ 5pi3 )
swa 2− swb swc 2− swa swb 2− swc
swb 2− swc swa 2− swb swc 2− swa
swc 2− swa swb 2− swc swa 2− swb
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Fig. B.3: Voltage hexagon of the three-level converter.
Table B.3: Transformation of Sector 1 switch combinations and voltage vectors into
Sector 2 to Sector 6
Sector 1 Sector 2 Sector 3 Sector 4 Sector 5 Sector 6
~uppp ~unnn ~uppp ~unnn ~uppp ~unnn
~unnn ~uppp ~unnn ~uppp ~unnn ~uppp
~uooo ~uooo ~uooo ~uooo ~uooo ~uooo
~upoo ~uoon ~uopo ~unoo ~uoop ~uono
~uonn ~uppo ~unon ~uopp ~unno ~upop
~uppo ~unon ~uopp ~unno ~upop ~uonn
~uoon ~uopo ~unoo ~uoop ~uono ~upoo
~upon ~uopn ~unpo ~unop ~uonp ~upno
~upnn ~uppn ~unpn ~unpp ~unnp ~upnp
~uppn ~unpn ~unpp ~unnp ~upnp ~upnn
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Appendix C
Inductor modelling and LCL filter
frequency responses
In this thesis, the frequency-dependent impedances of the prototype filter inductors
are approximated with Foster equivalent circuits [195]. At a given frequency, the
impedance of kth order Foster equivalent circuit can be expressed as
Z(ω) = R0 +
k∑
x=1
jωLxRx
Rx + jωLx
(C.1)
where R0 is the DC resistance and the sum term is the impedance of k parallel RL
elements connected in series. The equivalent circuit does not consider the effects of
material nonlinearity, temperature coefficients, and saturation.
In this thesis, the third-order Foster models are studied. They were developed by
firstly measuring the impedance responses of the prototype filter inductors using
Venable Instruments’ frequency response analyser Model 3120 with an impedance
measurement kit. The measurements were conducted at room temperature. Finally,
the parameters of the Foster equivalent circuits, summarised in Table C.1, were
determined using a curve-fitting algorithm implemented in Matlab.
Figs. C.1-C.2 illustrate the measured and the approximated impedance responses,
and the fitting errors. It can be seen that good accuracy was achieved up to 10 kHz.
It is worth noting that the measured inductance of the 0.26 mH rated inductor is
only ca. 0.19 mH around 50 Hz.
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Table C.1: Foster equivalent circuit parameters of inductors Li, i ∈ 1, 2, 3
Parameter L1 = 2.8 mH L2 = 2.0 mH L3 = 0.26 mH
Li1 0.30 mH 86.6 µH 9.8 µH
Li2 0.56 mH 389 µH 25.7 µH
Li3 1.90 mH 1.50 mH 157.5 µH
Ri0 0.033 Ω 0.055 Ω 0.0685 Ω
Ri1 0.264 Ω 0.12 Ω 0.0368 Ω
Ri2 6.70 Ω 10.8 Ω 0.5869 Ω
Ri3 335.5 Ω 478.2Ω 38.1 Ω
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Fig. C.1: Measured (solid line) and approximated (dashed line) resistance and inductance
of the filter inductors. (a) 2.8 mH inductor, (b) 2.0 mH inductor, and (c) 0.26 mH inductor.
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Fig. C.2: Measured (solid line) and approximated (dashed line) filter inductor impedances
and the percentace error of magnitude (dotted line) and phase (solid line). (a)-(b) 2.8 mH
inductor, (c)-(d) 2.0 mH inductor, and (e)-(f) 0.26 mH inductor.
150
Appendix C. Inductor modelling and LCL filter frequency responses
The frequency responses I1(s)/U1(s), I2(s)/U1(s), and I2(s)/I1(s) of the studied LCL filter
can be expressed as follows
I1(s)
U1(s)
=
Z2(s) + Z3(s)
Z1(s)Z2(s) + Z2(s)Z3(s) + Z1(s)Z3(s)
(C.2)
I2(s)
U1(s)
=
Z3(s)
Z1(s)Z2(s) + Z2(s)Z3(s) + Z1(s)Z3(s)
(C.3)
I2(s)
I1(s)
=
I2(s)
U1(s)
U1(s)
I1(s)
=
Z3(s)
Z2(s) + Z3(s)
(C.4)
where
Z1(s) = sL1 +R1 (C.5)
Z2(s) = sL2 +R2 (C.6)
Z3(s) =
(sL3 +R3)Rd
sL3 +R3 +Rd
+
1
sC3
+RC (C.7)
With nominal filter component values (L1 = 2.8 mH, L2 = 2.0 mH, L3 = 0.26 mH,
C3 = 30 µF, Rd = 10 Ω, and RC = 0.39 Ω) the resonance and the antiresonance of
I2(s)/I1(s) occur at
fp =
1
2pi
√
(L2 + L3)C3
≈ 610 Hz (C.8)
fz =
1
2pi
√
L3C3
≈ 1800 Hz (C.9)
Fig. C.3 shows the measured filter frequency responses, the ideal predicted re-
sponses, and the approximated responses based on the Foster equivalent circuits.
The approximated responses match with the measured ones with a good accuracy.
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Fig. C.3: LCL filter frequency responses. Measured (solid line), ideal predicted (dotted
line), approximation based on the Foster models (dashed line). (a) I2(s)/I1(s), (b) I1(s)/V1(s),
(c) I2(s)/V1(s).
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Simulink model
Fig. D.1 shows the simulation model of the STATCOM. The electrical circuit model
is implemented using the components provided in the SimPowerSystems component
library. The control system is implemented using the components provided in the
Simulink component library. The space-vector modulation algorithm is implemented
as a script file, which is executed once per a control computation interval Ts =
1
fs
=
1
3600
s. In Fig. D.1, the filter inductors are modelled with Foster equivalent circuits
and the grid is ideal.
The DSOGIFLL was implemented in Simulink by discretising the continuous-time
algorithm, presented in Fig. 2.13 of Chapter 2, by using the Tustin’s approximation
s ≈ 2
Ts
z−1
z+1
. The parameters of the DSOGIFLL were selected as follows: K = 1.1,
Ki =
√
2.
The DC bus voltage is controlled using a standard form PI controller. The discrete-
time controller was developed by using the Backward Euler method, yieldingGPI(z) =
Kp(1−z−1+KiTs)
1−z−1 . The controller parameters were selected as follows: Kp = 0.05,
Ki = 16.5, Ts =
1
fs
= 1
3600
s.
The current controllers were parametrised as follows. The PI current controllers:
Kp = 3.25, Ki = 40. The predictive vector current controllers: Ki1 = 0.3, Ki3 =
KuC3 = 1, and Ki2 = 0.2, Ki = 40. The Smith predictor: Ksp = 0.39. The observer
gain matrix:
L =
[
0.0556 −0.5776 0.0325 −1.3189 0.6078 6.4739
−0.5776 −0.0556 −1.3189 −0.0325 6.4739 −0.6078
]T
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Fig. D.1: The STATCOM simulation model implemented using Simulink and SimPow-
erSystems.
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Hardware-in-the-loop simulator
Fig. E.1 presents the hardware-in-the-loop (HIL) simulator used for real-time pro-
totyping and testing of the STATCOM control [187, 189]. It consists of two rack-
assembled hardwares, RTDS and dSPACE. The RTDS (Real-Time Digital Simula-
tor) is a digital multiprocessor power system simulator for analytical network sim-
ulations and for testing of relays and control systems. In this thesis, the RTDS was
used to solve the AC network model and the main circuit model of the three-level
STATCOM. The RTDS simulation was controlled from a PC by using the RSCAD
Software Suite. It provides the tools for modelling, monitoring and controlling the
simulations, as well as for data recording and analysis. The STATCOM control
was implemented in dSPACE by using Simulink and embedded C code. The two
hardwares were interconnected as described in Fig. E.1.
Fig. E.1: Hardware-in-the-loop simulation setup. 1: Processor cards, 2: Digital inputs,
3: Analogue inputs, 4: Analogue outputs, 5: Programmable timing outputs, 6: Analogue
inputs, 7: Analogue outputs.
The RTDS rack shown in Fig. E.1 includes two types of processor cards and several
I/O cards. The network model is solved with 50 µs time-step on six Triple Processor
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Cards, each of which comprises three 80 MHz ADSP-21062 floating point DSPs. The
time-critical STATCOM model is designated to a Giga processor card (GPC), which
includes two 1 GHz IBM PPC750GX processors. The small time-step solution is
accessed through Giga transceiver I/O (GTIO) cards. The latency time of the
small-time-step simulation is only some microseconds.
The core of the dSPACE DS1005 hardware is a 1 GHz IBM 750GX PowerPC pro-
cessor, which runs the compiled Simulink models in real-time, and operates as an
interface between the I/O boards and the host PC. The I/O’s include two DS4002
Timing and DI/O boards providing 16 programmable timing outputs in total, two
16-channel DS2004 AD boards with 16-bit resolution, and a 32-channel DS2103 DA
board with 14-bit resolution.
The HIL simulator was used as an intermediate test platform between the Simulink
simulations and the 10 kVA laboratory prototype. The space-vector modulation
algorithm and the DSOGIFLL were tested in dSPACE before implementing them in
the laboratory prototype. Fig. E.2 shows the grid current, STATCOM current, and
uao voltage waveforms in the HIL simulation [187]. The waveforms were obtained by
measuring the output signals of the RTDS’s analogue I/O’s by using an oscilloscope.
The HIL simulator was also studied in [189].
(a) (b)
(c) (d)
Fig. E.2: Grid current, STATCOM current, and uao voltage waveforms obtained with
discontinuous PWM patterns; (a) DPWM0, (b) DPWM1, (c) DPWM2, (d) DPWM3.
The control sampling frequency is 3600 Hz. The voltage and the current scales in the
oscilloscope screenshots are 14 kV/div and 900 A/div.
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